Interrupt Enable Register - Epson S1C88650 Technical Manual

Hewlett-packard cmos 8-bit single chip microcomputer technical manual
Table of Contents

Advertisement

5 PERIPHERAL CIRCUITS AND THEIR OPERATION (Interrupt and Standby Status)

5.14.3 Interrupt enable register

The interrupt enable register has a 1 to 1 corre-
spondence with each interrupt factor flag and
enable/disable of interrupt requests can be set.
When "1" is written to the interrupt enable register,
an interrupt request is enabled, and is disabled
when "0" is written.
Interrupt
K07 input
K06 input
K05 input
K04 input
K03 input
K02 input
K01 input
K00 input
Timer 0 underflow
Timer 0 compare match
Timer 1 underflow
Timer 1 compare match
Timer 2 underflow
Timer 2 compare match
Timer 3 underflow
Timer 3 compare match
Timer 4 underflow
Timer 4 compare match
Timer 5 underflow
Timer 5 compare match
Timer 6 underflow
Timer 6 compare match
Timer 7 underflow
Timer 7 compare match
Serial interface receiving error
Serial interface receiving completion
Serial interface transmitting completion
Clock timer 32 Hz
Clock timer 8 Hz
Clock timer 2 Hz
Clock timer 1 Hz
130
Table 5.14.3.1 Interrupt enable registers and interrupt factor flags
This register also permits reading, thus making it
possible to confirm that a status has been set.
At initial reset, the interrupt enable registers are set
to "0" and shifts to the interrupt disable status.
Table 5.14.3.1 shows the correspondence between
the interrupt enable registers and the interrupt
factor flags.
Interrupt factor flag
FK07
00FF28H·D7
FK06
00FF28H·D6
FK05
00FF28H·D5
FK04
00FF28H·D4
FK03
00FF28H·D3
FK02
00FF28H·D2
FK01
00FF28H·D1
FK00
00FF28H·D0
FTU0
00FF29H·D0
FTC0
00FF29H·D1
FTU1
00FF29H·D2
FTC1
00FF29H·D3
FTU2
00FF29H·D4
FTC2
00FF29H·D5
FTU3
00FF29H·D6
FTC3
00FF29H·D7
FTU4
00FF2EH·D0
FTC4
00FF2EH·D1
FTU5
00FF2EH·D2
FTC5
00FF2EH·D3
FTU6
00FF2EH·D4
FTC6
00FF2EH·D5
FTU7
00FF2EH·D6
FTC7
00FF2EH·D7
FSERR
00FF27H·D2
FSREC
00FF27H·D1
FSTRA
00FF27H·D0
FTM32
00FF26H·D3
FTM8
00FF26H·D2
FTM2
00FF26H·D1
FTM1
00FF26H·D0
EPSON
Interrupt enable register
EK07
00FF24H·D7
EK06
00FF24H·D6
EK05
00FF24H·D5
EK04
00FF24H·D4
EK03
00FF24H·D3
EK02
00FF24H·D2
EK01
00FF24H·D1
EK00
00FF24H·D0
ETU0
00FF25H·D0
ETC0
00FF25H·D1
ETU1
00FF25H·D2
ETC1
00FF25H·D3
ETU2
00FF25H·D4
ETC2
00FF25H·D5
ETU3
00FF25H·D6
ETC3
00FF25H·D7
ETU4
00FF2CH·D0
ETC4
00FF2CH·D1
ETU5
00FF2CH·D2
ETC5
00FF2CH·D3
ETU6
00FF2CH·D4
ETC6
00FF2CH·D5
ETU7
00FF2CH·D6
ETC7
00FF2CH·D7
ESERR
00FF23H·D2
ESREC
00FF23H·D1
ESTRA
00FF23H·D0
ETM32
00FF22H·D3
ETM8
00FF22H·D2
ETM2
00FF22H·D1
ETM1
00FF22H·D0
S1C88650 TECHNICAL MANUAL

Advertisement

Table of Contents
loading

Table of Contents