Functional Description; Overview; Figure 4 Adm-Pcie-9V8 Block Diagram - Alpha Data ADM-PCIE-9V8 User Manual

ADM-PCIE-9V8 User Manual

3 Functional Description

3.1 Overview

The ADM-PCIE-9V8 is a versatile reconfigurable computing platform with an Ultra Low Latency Virtex
UltraScale+ VU2P FPGA, a Gen3x8 PCIe interface, four QSFP-DD cages, four Samtec FireFly connectors, an
isolated input for a timing synchronization pulse, a 12 pin header for general purpose use (clocking, control pins,
debug, etc.), front panel LEDs, and a robust system monitor.
QSFP-DD
QSFP-DD
(8x28Gbps)
QSFP-DD
(8x28Gbps)
QSFP-DD
(8x28Gbps)
(8x28Gbps)
USB
(back)
Mux+Hub
USB
(front)
Functional Description
ad-ug-1467_v1_0.pdf
x32
MGT
USB to
JTAG
System
Monitor
QSPI
(Config)
Figure 4 : ADM-PCIE-9V8 Block Diagram
XCVU2P
FSVJ2104
0 MGT MGT
I2C
(0,4) (5,7)
x8 PCIe Gen3 Edge
ATX
PWR
FireFly
FireFly
MGT
FireFly
x16
(4x25Gbps)
FireFly
(4x25Gbps)
(4x25Gbps)
(4x25Gbps)
Page 5