ADM-PCIE-8V3 User Manual 1 Introduction The ADM-PCIE-8V3 is a high-performance reconfigurable computing card intended for Data Center applications, featuring a Xilinx Virtex UltraScale FPGA. Figure 1 : ADM-PCIE-8V3 Product Photo 1.1 Key Features Key Features • PCIe Gen1/2/3 x1/2/4/8/16 capable (x16 requires bifurcation) •...
The PCIe Specification permits a standard low-profile, half-length PCIe card to dissipate up to 25 W of power, drawn from the PCIe slot. The ADM-PCIE-8V3 may consume more than 25 W of power for larger user FPGA designs. Power estimation requires the use of the Xilinx XPE spreadsheet and/or a power estimator tool available from Alpha Data.
2.3 Thermal Performance The ADM-PCIE-8V3 comes with a heat sink to reduce the heat of the FPGA which is typically the hottest point on the card. The FPGA die temperature must remain under 100 degrees Celsius or the system monitor will clear the FPGA design to ensure the card does not overheat.
3 Functional Description 3.1 Overview The ADM-PCIE-8V3 is a versatile reconfigurable computing platform with a Virtex UltraScale VU095-2E FPGA, two Gen3x8 PCIe interface, two banks of DDR4 both 72 bits wide (for 64 bits with 8 bits ECC), two QSFP28 cages capable of 8x 28G or 2x 112G Serial IO of any Xilinx supported standard (Ethernet, SRIO, Infiniband, etc.), two Samtec FireFly connectors also capable of 28G/channel, a U.FL input for a timing synchronization...
ADM-PCIE-8V3 User Manual 3.1.1 Switches The ADM-PCIE-8V3 has a quad DIP switch SW1, located on the rear side of the board. The function of each switch in SW1 is detailed below: Figure 5 : Switches Factory Switch Function OFF State...
ADM-PCIE-8V3 User Manual 3.1.2 LEDs There are 6 LEDs on the ADM-PCIE-8V3, 3 of which are general purpose and whose meaning can be defined by the user. The other four have fixed functions described below: USER_LED_G1 DONE STAT_1 STAT_0 USR_LED_R...
ADM-PCIE-8V3 User Manual 3.2 Clocking The ADM-PCIE-8V3 provides reference clocks for the DDR4 SDRAM banks and the I/O interfaces available to the user. After a clock is programmed to a certain frequency, that frequency will become the default on power-up.
Note that this clock frequency can be changed to any arbitrary clock frequency up to 400MHz by re-programing the Si5338 reprogrammable clock oscillator via system monitor. This can be done using the Alpha Data API or over USB with the appropriate Alpha Data Software tools.
ADM-PCIE-8V3 SDK. All constraint information is included in Complete Pinout Table. Alpha Data has also provided a custom csv timing file for use with Xilinx MIG. This can be downloaded from the ADM-PCIE-8V3 product page. 8Gb components used (standard) are Micron MT40A1G8PM-083E...
FPGA. Figure 8 : QSFP Locations The order options for the ADM-PCIE-8V3 include an option to fit the QSFP28 optical transceivers. The table below shows the part number for the transceivers fitted with each option.
Figure 10 : FireFly Breakout to Front Panel The order options for the ADM-PCIE-8V3 include an option to fit the FireFly optical transceivers. The table below shows the part number for the transceivers fitted with each option. Functional Description Page 13 ad-ug-1308_v1_9.pdf...
ADM-PCIE-8V3 User Manual 3.7 System Monitor The ADM-PCIE-8V3 has the ability to monitor temperature, voltage, and current of the system to check on the operation of the board. The monitoring is implemented using an Atmel AVR microcontroller. If the core FPGA temperature exceeds 100 degrees Celsius, the FPGA will be cleared to prevent damage to the card.
ADM-PCIE-8V3 User Manual LEDs Status Green Running and no alarms Green + Red Standby (Powered off) Flashing Green + Flashing Red Attention - critical alarm active (together) Flashing Green + Flashing Red Service Mode (alternating) Flashing Green + Red Attention - alarm active...
ADM-PCIE-8V3 utilizes the Digilent USB-JTAG converter box which is supported by the Xilinx software tool suite. Simply connect a micro-USB AB type cable between the ADM-PCIE-8V3 USB port and a host computer with Vivado installed. Vivado Hardware Manager will automatically recognize the FPGA and allow you to configure the FPGA and the BPI configuration PROM.
Xilinx Vivado Hardware Manager via the integrated Digilent JTAG converter box. 3.11 GPIO Option The ADM-PCIE-8V3 has an optional GPIO feature. This feature is not fit by default and must be specified in the part number. See Order Code for more details on ordering options.
ADM-PCIE-8V3 User Manual Figure 13 : GPIO Connector 3.11.1 Direct Connect FPGA Signals Four nets are broken out to the GPIO header as two differential pairs. These signal are suitable for any 1.8V supported signaling standards supported by the Xilinx UltraScale architecture. See Xilinx UG571 for IO options.
Page 24
ADM-PCIE-8V3 User Manual Page Intentionally left blank Page 20 Functional Description ad-ug-1308_v1_9.pdf...
ADM-PCIE-8V3 User Manual Appendix A: Complete Pinout Table Signal Name Bank Voltage Number AU24 AVR_B2U_1V8 AW26 AVR_HS_B2U_1V8 AV26 AVR_HS_CLK_1V8 AV24 AVR_HS_U2B_1V8 AV25 AVR_MON_CLK_1V8 AU25 AVR_U2B_1V8 AB10 CCLK DDR4_0_A0 DDR4_0_A1 DDR4_0_A10 DDR4_0_A11 DDR4_0_A12 DDR4_0_A13 DDR4_0_A14 DDR4_0_A15 DDR4_0_A16 DDR4_0_A17 DDR4_0_A2 DDR4_0_A3 DDR4_0_A4...
Page 26
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number DDR4_0_C2 DDR4_0_CK_C DDR4_0_CK_T DDR4_0_CKE DDR4_0_CS_N DDR4_0_DM0 DDR4_0_DM1 DDR4_0_DM2 DDR4_0_DM3 DDR4_0_DM4 DDR4_0_DM5 DDR4_0_DM6 DDR4_0_DM7 DDR4_0_DM8 DDR4_0_DQ0 DDR4_0_DQ1 DDR4_0_DQ10 DDR4_0_DQ11 DDR4_0_DQ12 DDR4_0_DQ13 DDR4_0_DQ14 DDR4_0_DQ15 DDR4_0_DQ16 DDR4_0_DQ17 DDR4_0_DQ18 DDR4_0_DQ19 DDR4_0_DQ2 DDR4_0_DQ20 DDR4_0_DQ21 DDR4_0_DQ22 DDR4_0_DQ23 DDR4_0_DQ24...
Page 27
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number DDR4_0_DQ28 DDR4_0_DQ29 DDR4_0_DQ3 DDR4_0_DQ30 DDR4_0_DQ31 DDR4_0_DQ32 DDR4_0_DQ33 DDR4_0_DQ34 DDR4_0_DQ35 DDR4_0_DQ36 DDR4_0_DQ37 DDR4_0_DQ38 DDR4_0_DQ39 DDR4_0_DQ4 DDR4_0_DQ40 DDR4_0_DQ41 DDR4_0_DQ42 DDR4_0_DQ43 DDR4_0_DQ44 DDR4_0_DQ45 DDR4_0_DQ46 DDR4_0_DQ47 DDR4_0_DQ48 DDR4_0_DQ49 DDR4_0_DQ5 DDR4_0_DQ50 DDR4_0_DQ51 DDR4_0_DQ52 DDR4_0_DQ53 DDR4_0_DQ54 DDR4_0_DQ55 DDR4_0_DQ56...
Page 28
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number DDR4_0_DQ6 DDR4_0_DQ60 DDR4_0_DQ61 DDR4_0_DQ62 DDR4_0_DQ63 DDR4_0_DQ64 DDR4_0_DQ65 DDR4_0_DQ66 DDR4_0_DQ67 DDR4_0_DQ68 DDR4_0_DQ69 DDR4_0_DQ7 DDR4_0_DQ70 DDR4_0_DQ71 DDR4_0_DQ8 DDR4_0_DQ9 DDR4_0_DQS0_C DDR4_0_DQS0_T DDR4_0_DQS1_C DDR4_0_DQS1_T DDR4_0_DQS2_C DDR4_0_DQS2_T DDR4_0_DQS3_C DDR4_0_DQS3_T DDR4_0_DQS4_C DDR4_0_DQS4_T DDR4_0_DQS5_C DDR4_0_DQS5_T DDR4_0_DQS6_C DDR4_0_DQS6_T DDR4_0_DQS7_C DDR4_0_DQS7_T...
Page 29
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number DDR4_0_PAR DDR4_0_RESET_N DDR4_0_TEN DDR4_1_A0 DDR4_1_A1 DDR4_1_A10 AL10 DDR4_1_A11 DDR4_1_A12 AK11 DDR4_1_A13 DDR4_1_A14 AV10 DDR4_1_A15 AT11 DDR4_1_A16 DDR4_1_A17 AP11 DDR4_1_A2 DDR4_1_A3 AT10 DDR4_1_A4 AL12 DDR4_1_A5 AM12 DDR4_1_A6 AM10 DDR4_1_A7 AL11 DDR4_1_A8 DDR4_1_A9 DDR4_1_ACT_N...
Page 30
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number AK15 DDR4_1_DM1 AP16 DDR4_1_DM2 AV16 DDR4_1_DM3 AP21 DDR4_1_DM4 AU20 DDR4_1_DM5 AG19 DDR4_1_DM6 AL18 DDR4_1_DM7 AG14 DDR4_1_DM8 DDR4_1_DQ0 AK10 DDR4_1_DQ1 AL13 DDR4_1_DQ10 AM14 DDR4_1_DQ11 AL15 DDR4_1_DQ12 AM17 DDR4_1_DQ13 AL17 DDR4_1_DQ14 AM13 DDR4_1_DQ15 AR15...
Page 31
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number AT20 DDR4_1_DQ33 AN21 DDR4_1_DQ34 AR19 DDR4_1_DQ35 AN20 DDR4_1_DQ36 AR18 DDR4_1_DQ37 AR20 DDR4_1_DQ38 AP18 DDR4_1_DQ39 DDR4_1_DQ4 AW19 DDR4_1_DQ40 AU22 DDR4_1_DQ41 AV19 DDR4_1_DQ42 AW22 DDR4_1_DQ43 AU18 DDR4_1_DQ44 AT22 DDR4_1_DQ45 AW21 DDR4_1_DQ46 AU19 DDR4_1_DQ47 AH19...
Page 32
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number AJ17 DDR4_1_DQ65 AH17 DDR4_1_DQ66 AJ14 DDR4_1_DQ67 AG15 DDR4_1_DQ68 AJ13 DDR4_1_DQ69 AJ12 DDR4_1_DQ7 AG17 DDR4_1_DQ70 AJ16 DDR4_1_DQ71 AM15 DDR4_1_DQ8 AN14 DDR4_1_DQ9 DDR4_1_DQS0_C DDR4_1_DQS0_T AL16 DDR4_1_DQS1_C AK16 DDR4_1_DQS1_T AT13 DDR4_1_DQS2_C AR13 DDR4_1_DQS2_T AV17 DDR4_1_DQS3_C...
Page 33
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number AJ28 EMCCLK_B EN_485/EN_232_L AP27 FABRIC_CLK_N 1.8(Do Not Use DIFFTERM) AP26 FABRIC_CLK_P 1.8(Do Not Use DIFFTERM) FIREFLY0_MODPRS_L AL39 FIREFLY0_RX0_N AL38 FIREFLY0_RX0_P AJ39 FIREFLY0_RX1_N AJ38 FIREFLY0_RX1_P AG39 FIREFLY0_RX2_N AG38 FIREFLY0_RX2_P AE39 FIREFLY0_RX3_N AE38 FIREFLY0_RX3_P...
Page 34
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number AW34 FIREFLY1_TX0_N AW33 FIREFLY1_TX0_P AU34 FIREFLY1_TX1_N AU33 FIREFLY1_TX1_P AT36 FIREFLY1_TX2_N AT35 FIREFLY1_TX2_P AP36 FIREFLY1_TX3_N AP35 FIREFLY1_TX3_P AK29 FLASH_A0 AK30 FLASH_A1 AN30 FLASH_A10 AN31 FLASH_A11 AN29 FLASH_A12 AP29 FLASH_A13 AN32 FLASH_A14 AN33 FLASH_A15...
Page 35
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number FLASH_CE_L FLASH_DQ0 FLASH_DQ1 AG27 FLASH_DQ10 AH27 FLASH_DQ11 AK31 FLASH_DQ12 AL31 FLASH_DQ13 AM28 FLASH_DQ14 AM29 FLASH_DQ15 FLASH_DQ2 FLASH_DQ3 AF30 FLASH_DQ4 AG30 FLASH_DQ5 AF28 FLASH_DQ6 AG28 FLASH_DQ7 AH30 FLASH_DQ8 AH31 FLASH_DQ9 AV29 FLASH_OE_L AW27...
Page 36
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number INIT_B_1V8 MEM_CLK_0_N 1.8(Requires DIFFTERM) MEM_CLK_0_P 1.8(Requires DIFFTERM) AN26 MEM_CLK_1_N 1.8(Do Not Use DIFFTERM) AN25 MEM_CLK_1_P 1.8(Do Not Use DIFFTERM) AG29 ONBRD_CLK_1V8 AH29 ONBRD_DATA_1V8 OPTICAL_INT_1V8_L OPTICAL_RESET_1V8_L OPTICAL_SCL_1V8 OPTICAL_SDA_1V8 PCIE_REFCLK_PIN_N MGT_REFCLK PCIE_REFCLK_PIN_P MGT_REFCLK PCIE_RX0_N...
Page 37
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number PCIE_RX5_N PCIE_RX5_P PCIE_RX6_N PCIE_RX6_P PCIE_RX7_N PCIE_RX7_P PCIE_RX8_N PCIE_RX8_P PCIE_RX9_N PCIE_RX9_P PCIE_TX0_PIN_N PCIE_TX0_PIN_P PCIE_TX1_PIN_N PCIE_TX1_PIN_P PCIE_TX10_PIN_N PCIE_TX10_PIN_P PCIE_TX11_PIN_N PCIE_TX11_PIN_P PCIE_TX12_PIN_N PCIE_TX12_PIN_P PCIE_TX13_PIN_N PCIE_TX13_PIN_P PCIE_TX14_PIN_N PCIE_TX14_PIN_P PCIE_TX15_PIN_N PCIE_TX15_PIN_P PCIE_TX2_PIN_N PCIE_TX2_PIN_P PCIE_TX3_PIN_N PCIE_TX3_PIN_P PCIE_TX4_PIN_N PCIE_TX4_PIN_P...
Page 38
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number PCIE_TX6_PIN_P PCIE_TX7_PIN_N PCIE_TX7_PIN_P PCIE_TX8_PIN_N PCIE_TX8_PIN_P PCIE_TX9_PIN_N PCIE_TX9_PIN_P AJ31 PERST_1V8_0_L AP33 PERST_1V8_1_L POWER9_SCL_1V8 POWER9_SDA_1V8 PPS_BUF_1V8 PROGRAM_B_1V8 PUDC_B QSFP0_LP_MODE_1V8 QSFP0_MODPRS_L QSFP0_RX0_N QSFP0_RX0_P QSFP0_RX1_N QSFP0_RX1_P QSFP0_RX2_N QSFP0_RX2_P QSFP0_RX3_N QSFP0_RX3_P QSFP0_SEL_1V8_L QSFP0_TX0_N QSFP0_TX0_P QSFP0_TX1_N QSFP0_TX1_P QSFP0_TX2_N...
Page 39
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number QSFP1_RX0_N QSFP1_RX0_P QSFP1_RX1_N QSFP1_RX1_P QSFP1_RX2_N QSFP1_RX2_P QSFP1_RX3_N QSFP1_RX3_P QSFP1_SEL_1V8_L QSFP1_TX0_N QSFP1_TX0_P QSFP1_TX1_N QSFP1_TX1_P QSFP1_TX2_N QSFP1_TX2_P QSFP1_TX3_N QSFP1_TX3_P RXEN_L SI5328_1V8_SCL SI5328_1V8_SDA SI5328_REFCLK_IN_N 1.8 (Requires DIFFTERM) SI5328_REFCLK_IN_P 1.8(Requires DIFFTERM) SI5328_REFCLK_OUT0_PIN_N MGT_REFCLK SI5328_REFCLK_OUT0_PIN_P MGT_REFCLK SI5328_REFCLK_OUT1_PIN_N...
Page 40
ADM-PCIE-8V3 User Manual Signal Name Bank Voltage Number TE485 AD10 AT27 USER_LED_G0 AU27 USER_LED_G1 AU23 USER_LED_R AV27 USR_SW Table 16 : Complete Pinout Table Page 36 Complete Pinout Table ad-ug-1308_v1_9.pdf...
ADM-PCIE-8V3 User Manual Revision History Date Revision Changed By Nature of Change Initial Release 13 Jan 2016 K. Roth Added GPIO Option , and User EEPROM 15 Jan 2016 K. Roth Added FireFly Breakout to Front Panel and description of...
Page 42
ADM-PCIE-8V3 User Manual Page Intentionally left blank Address: 4 West Silvermills Lane, Address: 611 Corporate Circle Suite H Edinburgh, EH3 5BD, UK Golden, CO 80401 Telephone: +44 131 558 2600 Telephone: (303) 954 8768 Fax: +44 131 558 2700 Fax:...
Need help?
Do you have a question about the ADM-PCIE-8V3 and is the answer not in the manual?
Questions and answers