Analog Devices AD7194 Manual page 44

8-channel, 4.8 khz, ultralow noise, 24-bit sigma-delta adc with pga
Table of Contents

Advertisement

AD7194
When a channel change occurs, the modulator and filter reset.
The complete settling time is required to generate the first
conversion after the channel change. Subsequent conversions
on this channel occur at 1/f
CHANNEL A
CHANNEL
CONVERSIONS
CH A
CH A CH A
Figure 44. Channel Change (Sinc
When conversions are performed on a single channel and a
step change occurs, the ADC does not detect the change in
analog input; therefore, it continues to output conversions at
the programmed output data rate. However, it is at least two
conversions later before the output data accurately reflects the
analog input. If the step change occurs while the ADC is
processing a conversion, the ADC takes three conversions after
the step change to generate a fully settled result.
ANALOG
INPUT
ADC
OUTPUT
Figure 45. Asynchronous Step Change in Analog Input (Sinc
The cutoff frequency f
f
= 0.24 × f
3dB
ADC
50 Hz/60 Hz Rejection (Sinc
When FS[9:0] is set to 96 and chopping is enabled, the output
data rate is equal to 12.5 Hz for a 4.92 MHz master clock. The
filter response shown in Figure 46 is obtained. The chopping
introduces notches at odd integer multiples of f
notches due to the sinc filter in addition to the notches intro-
duced by the chopping mean that simultaneous 50 Hz and
60 Hz rejection is achieved for an output data rate of 12.5 Hz.
The rejection at 50 Hz/60 Hz ± 1 Hz is typically 63 dB,
assuming a stable master clock.
Downloaded from
Elcodis.com
electronic components distributor
.
ADC
CHANNEL B
CH B
CH B
CH B
CH B
f
1/
ADC
4
Chop Enabled)
FULLY
SETTLED
f
1/
ADC
4
Chop Enabled)
is equal to
3dB
4
Chop Enabled)
/2. The
ADC
0
–10
–20
–30
–40
–50
–60
CH B
–70
–80
–90
–100
–110
–120
0
Figure 46. Sinc
The 50 Hz/60 Hz rejection can be improved by setting the
REJ60 bit in the mode register to 1. With FS[9:0] set to 96
and REJ60 set to 1, the filter response shown in Figure 47
is achieved. The output data rate is unchanged but the 50 Hz/
60 Hz (± 1 Hz) rejection is increased to 83 dB typically.
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
–110
–120
0
Figure 47. Sinc
Rev. 0 | Page 44 of 56
25
50
75
100
FREQUENCY (Hz)
4
Filter Response (FS[9:0] = 96, Chop Enabled)
25
50
75
100
FREQUENCY (Hz)
4
Filter Response (FS[9:0] = 96, Chop Enabled, REJ60 = 1)
125
150
125
150

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ad7194bcpz

Table of Contents