Table 2–4. CPU Interface Signal and Power Bus Summary
Bus Interface
Table 2–5 specifies the interconnect bus signals, bussed on and off the CPU module.
Table 2–5. Interconnect Bus Interface Signal List
* With respect to CPU
** Arbitrated for as a group; winner drives all these signals.
Need help?
Do you have a question about the Visualize J200 and is the answer not in the manual?
Questions and answers