HP 1660E Series Service Manual page 232

Logic analyzers
Table of Contents

Advertisement

RS-232-C
The logic analyzer interfaces with RS-232-C communication lines through a standard
25 pin D connector. The logic analyzer is compatible with RS-232-C protocol. When
a hardwire handshake method is used, the Data Terminal Ready (DTR) line, pin 20
on the connector, is used to signal
if
space is available for more data in the logical I/O
buffer. Pin outs of the RS-232-C connectors are listed in the following table.
RS-232-C Signal Definitions
Pin
Function
RS-232-C
Signal Direction and Level
Number
Standard
1
Protective Ground
AA
Not applicable
2
Transmitted Data
lTD)
BA
Data from Mainframe
High = Space = "0"= +12 V
Low = Mark = "1" = -12V
3
Received Data IRD)
BB
Data to Mainframe
High = Space = "0" = +3 Vto +25 V
Low = Mark = "1" =-3 Vto -25 V
4
Requeslto Send IRTS)
CA
Signal from Mainframe
High=DN=+12V
Low=OFF=-12V
5
Clear to Send ICTS)
CB
Signal to Mainframe
High = ON = +3 Vto +12 V
Low = OFF = -3 Vto -25 V
6
Data Set Ready IDSR)
CC
Signal to Mainframe
High = ON = +3 Vto +25 V
Low = OFF = -3 Vto -25 V
7
Signal Ground
AB
Not applicable
8
Oata Carrier Detect(DCD)
CF
Signel to Mainframe
High = ON = +3 Vto +25 V
Low = OFF =-3 Vto -25 V
20
Data Terminal Ready IDTR)
CD
Signal from Mainframe
High=ON=+12V
Low=OFF=-12V
23
Data Signal Rate Selector
CHICI
Signal from Mainframe
Always High = ON = +12 V
8-28

Advertisement

Table of Contents
loading

This manual is also suitable for:

1660es series1660ep series

Table of Contents