Deep Sleep (Sc7) - Nvidia Jetson TX2 Manual

Hide thumbs Also See for Jetson TX2:
Table of Contents

Advertisement

Figure 12. Voltage Monitor Connections
VCC
100 kΩ,
1%
TP
GND
MR*
Note:
The threshold for VDD_IN, determined by the voltage divider components used in the circuit above is 8.04V.
Jetson TX2
A voltage monitor circuit is implemented on Jetson TX2 to indicate if the main DC input rail, VDD_IN, "droops" below an
acceptable level. The device used w ill react quickly and generate an alert to one of the Tegra SOC_THERM capable pins
(VCOMP_ALERT). The voltage monitor circuit is implemented w ith a fast voltage comparator supplied by V DD_IN w ith a 1.8V
(VDD_1V8) reference common w ith the Tegra IO domain that receives the output signal. This device has an open drain active
low output w hich is pulled low w hen the VDD_IN voltage drops below the selected threshold.
Figure 13. Voltage Monitor Connections
VDD_5V0_SYS
110kΩ,1%
110kΩ,1%
VDD_IN
49.9kΩ,
49.9kΩ,
1%
1%
34kΩ,1%
34kΩ,1%
VDD_1V8
Note:
The threshold for VDD_IN, determined by the voltage divider components used in the cir cuit above is 5.75V.

3.7 Deep Sleep (SC7)

Jetson TX2/TX2i supports a low pow er state called Deep Sleep or SC7. This can be entered under softw are control, and exited
using various mechanisms, including w ake capable pins that are listed in the table below .
Table 11. Signal Wake Events
Potential Wake Event (Reference Design Signal)
PCIe Wake Request (PEX_WAKE#)
Bluetooth Wake AP (BT2_WAKE_AP – Secondary)
WLAN Wake AP (WIFI_WAKE_AP - Secondary)
Thermal/Over-current Warning
Audio Codec Interrupt (AUD_INT_L)
DP 0 Hot Plug Detect (DP_AUX_CH0_HPD)
HDMI Consumer Electronic Control (HDMI_CEC)
DP 1 Hot Plug Detect (DP_AUX_CH1_HPD)
Camera Vertical Sync (CAM_VSYNC)
POWER_BTN#
Motion Interrupt (MOTION_INT)
CAN 1 Error (CAN1_ERR)
CAN Wake (CAN_WAKE)
CAN 0 Error (CAN0_ERR)
JETSON TX2/TX2i OEM PRODUCT | DESIGN GUIDE | 20180618
RB5 21CS30L
TPS3808G01
SENSE
RST*
CT
100kΩ
100kΩ
IN_POS
IN_POS
VCC
VCC
+
+
VOUT
VOUT
IN_NEG
IN_NEG
VEE
VEE
VDD_IN
47.5kΩ,
1%
47.4kΩ,1%
VIN_PWR_BAD#
2.49kΩ,
1%
1.8V
COMP_SOC_THERM* (Tegra VCOMP_ALERT)
Module Pin Assigned
PEX_WAKE#
GPIO13_BT_WAKE_AP
GPIO10_WIFI_WAKE_AP
BATT_OC
GPIO20_AUD_INT
DP0_HPD
HDMI_CEC
DP1_HPD
CAM_VSYNC
POWER_BTN#
GPIO9_MOTION_INT
CAN1_ERR
CAN_WAKE
CAN0_ERR
NVIDIA Jetson TX2/TX2i OEM Product Design Guide
Wake #
1
8
9
10
12
19
20
21
23
29
46
47
48
49
18

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Jetson tx2i

Table of Contents