Nvidia Jetson TX2 Manual page 26

Hide thumbs Also See for Jetson TX2:
Table of Contents

Advertisement

USB0 must be available to use as USB Device for USB Recovery Mode.
3.
Connector used must be USB-IF certified if USB 3.0 implemented.
4.
Figure 16 USB 2.0/3.0 Dual-mode (host/device) Connection Example
Jetson TX2/TX2i
Tegra
UARTCAM
UART5_CTS_N
USB_VBUS_EN0
USB 2.0
USB0_DP
USB0_DN
USB 3.0
& PEX
PEX_TX0_P
PEX_TX0_N
PEX_RX0_P
PEX_RX0_N
Note:
See notes under USB 2.0 OTG + USB 3.0 Host Connection Example figure.
1.
USB 3.0 Port #0 is shown in the example above. Other supported USB 3.0 ports can be used instead. As noted, USB0
2.
must be routed to a connector to support USB recovery mode. Since the connector above would be the only Device
capable connector in the system connected to Tegra, USB0 must be used.
USB 2.0 Design Guidelines
These requirements apply to the USB 2.0 controller PHY interfaces : USB[2:0]_D–/D+
Table 17. USB 2.0 Interface Signal Routing Requirements
Parameter
Max Frequency (High Speed)
Max Loading
Reference plane
Trace Impedance
Via proximity (Signal to reference)
Max Trace Delay
With CMC or SW (Microstrip / Stripline)
Without CMC or SW (Microstrip / Stripline)
Max Intra-Pair Skew between USBx_D+ & USBx_D–
Note:
If portion of route is over a flex cable this length should be included in the Max Trace Delay/Length calculation & 85 Ω
1.
Differential pair trace impedance is recommended.
Up to 4 signal Vias can share a single GND return Via.
2.
CMC = Common-Mode-Choke. SW = Analog Switch
3.
Adjustments to the USB drive strength, slew rate, termination value settings should not be necessary, but if any are
4.
made, they MUST be done as an offset to default values instead of overwriting those values.
JETSON TX2/TX2i OEM PRODUCT | DESIGN GUIDE | 20180618
To PMIC G PIO0
USB0_OTG_ID
(on Module)
USB0_VBUS_DET
Gate/LS
VDD_3V3_SY S
USB0_EN_OC#
USB0_D+
USB0_D–
USB_SS0_TX+
Default
USB_SS0_TX–
USB_SS0_RX+
USB_SS0_RX–
Mux
PEX1_TX+
PEX1_TX–
PEX1_RX+
PEX1_RX–
Bit Rate/UI period/Frequency
High Speed / Full Speed / Low Speed
Diff pair / Single Ended
100Ω
A36
VDD_5V0_IO_SYS
B3 7
Load Switch
IN
EN
USB_VBUS_EN0
A17
B3 9
B4 0
0.1uF
C43
0.1uF
C44
F43
F44
E41
E42
PCIe#2 (x1)
H41
H42
Requirement
480/2.083/240
Mbps/ns/MHz
10 / 150 / 600
GND
90 / 50
< 3.8 (24)
900/1050 (6)
1350/1575 (9)
7.5
NVIDIA Jetson TX2/TX2i OEM Product Design Guide
OUT
OC
100Ω
Common
Mode Choke
Common
Mode Choke
Common
Mode Choke
Units
Notes
pF
Ω
±15%
mm (ps)
See Note 2
ps (in)
Prop delay assumption: 175ps/in.
for stripline, 150ps/in. for
microstrip). See Note 3
ps
USB 3.0
Micro AB
VBUS
D+
D–
ID
TX+
TX–
RX+
RX–
ESD
26

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Jetson tx2i

Table of Contents