Quectel SC600Y-EM Series Hardware Design page 69

DSI1_LN0_P
DSI1_LN1_N
DSI1_LN1_P
DSI1_LN2_N
DSI1_LN2_P
DSI1_LN3_N
DSI1_LN3_P
The following are the reference designs for LCM interfaces.
LCD0_TE
LCD0_RST
PMI_ MPP1
DSI0_LN3_P
DSI0_LN3_N
DSI0_LN2_P
DSI0_LN2_N
DSI0_LN1_P
DSI0_LN1_N
DSI0_LN0_P
DSI0_LN0_N
DSI0_CLK_P
DSI0_CLK_N
Module
SC600Y&SC600T_Hardware_Design
104 AO
107 AO
106 AO
109 AO
108 AO
111 AO
110 AO
LCD_BL_A
LCD_BL_K1
LCD_BL_K2
1
2
1
2
1
2
1
2
1
2
EMI filter
Figure 20: Reference Circuit Design for LCM0 Interface
SC600Y&SC600T Hardware Design
signal (negative)
LCD1 MIPI lane 0 data
signal (positive)
LCD1 MIPI lane 1 data
signal (negative)
LCD1 MIPI lane 1 data
signal (positive)
LCD1 MIPI lane 2 data
signal (negative)
LCD1 MIPI lane 2 data
signal (positive)
LCD1 MIPI lane 3 data
signal (negative)
LCD1 MIPI lane 3 data
signal (positive)
LDO17_2P85 LDO 6_1P8
C1 C2
4.7uF 100nF
FL1
3
4
FL2
3
4
FL3
3
4
FL4
3
4
FL5
3
4
Smart LTE Module Series
1
LEDA
2
NC
3
LEDK
4
NC
5
LPTE
6
RESET
7
LCD_ID
8
NC (SDA-TP)
9
NC (SCL-TP)
C3
10
NC (RST-TP)
1uF
11
NC (EINT-TP)
12
GND
13
VIO18
14
VCC28
15
NC (VTP-TP)
16
GND
17
MIPI_TDP3
18
MIPI_TDN3
19
GND
20
MIPI_TDP2
21
MIPI_TDN2
22
GND
23
MIPI_TDP1
24
MIPI_TDN1
25
GND
26
MIPI_TDP0
27
MIPI_TDN0
28
GND
29
MIPI_TCP
30
MIPI_TCN
31
GND
32
GND
33
GND
34
GND
LCM
68 / 128