Furuno FELCOM 15 Service Manual page 35

Inmarsat-c mobile earth station
Hide thumbs Also See for FELCOM 15:
Table of Contents

Advertisement

3) CPU
CPU, HD64F7065 is 32 bit single tip microcomputer with DSP function. It consists of ROM
(256 kbyte), RAM (8 kbyte), A/D (8 channels), D/A (2 channels), Timer (8 channels),
watch-dog timer (1 channel) and Serial communication I/F (3 channels).
RF CON/CPU board communicates with TERM CPU board by TD and RD signals which
are I/F of RS-232C.
- Controlling communication protocol of Inmarsat C.
- TX/RX Signal processing
- AGC controlling
- Communicating with TERM CPU
- Controlling the IC-305 and the IC-306
- Monitoring SYN, V CHK and I ANT signals
Fig.2.3.10 shows the CPU connecting signal.
Fig.2.3.10 CPU connecting signal
2-13
2.3 Terminal unit, IC-215
- Changing TX and RX circuit
- Controlling PLL and DDS circuit
- Handling of NMEA data

Advertisement

Table of Contents
loading

Table of Contents