Closing The Ibert Demonstration - Xilinx Virtex UltraScale FPGA VCU1287 Getting Started Manual

Characterization kit ibert
Hide thumbs Also See for Virtex UltraScale FPGA VCU1287:
Table of Contents

Advertisement

Additional information on the Vivado Design Suite and IBERT core can be found in Vivado
Design Suite User Guide: Programming and Debugging (UG908)
Integrated Bit Error Ratio Tester (IBERT) for 7 Series GTX Transceivers: Product Guide for
Vivado Design Suite (PG132)

Closing the IBERT Demonstration

To stop the IBERT demonstration:
1. Close the Vivado Design Suite by selecting File > Exit.
2. Place the main power switch SW1 in the OFF position.
VCU1287 IBERT Getting Started Guide
UG1203 (v2016.4) December 15. 2016
Chapter 1: VCU1287 IBERT Getting Started Guide
[Ref
7].
www.xilinx.com
[Ref 5]
and in LogiCORE IP
Send Feedback
25

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents