Sony HDC4300 Service Manual page 202

Hide thumbs Also See for HDC4300:
Table of Contents

Advertisement

Overall (2/3)
MEM-147
GCS3_R_M2_TX0/1_P/N,
CN901
GCS3_R_M3_TX0/1_P/N
20-27
GCS3_G_M2_TX0/1_P/N,
GCS3_G_M3_TX0/1_P/N
11-18
DPR-370
GCS3_B_M2_TX0/1_P/N,
CN203
GCS3_B_M3_TX0/1_P/N
2-9
IC902
148M-Ref-CLK
29
DRIVER
CN902
PREMA_RT_1-3_P/N
1-6
PREMA_PB_1-3_P/N
7-12
ALMA_RT/PB_O_OHB_F/H,
DPR-370
ALMA_RT_F-ACUM
16-20
CN800
MEM-SYSTEM-F/H
14,15
IC1202,1205
IC1203
MEM_CONFIG-ROM_SEL
13
SELECTOR
IC1204
CPUBUS_D[0]-[7]
CN001
CPU-BUS(0)-(7)
2-7,9,10
CPUBUS_A[0]-[4]
ADDR(0)-(4)
20-24
CPUBUS_RDX/WRX/CSX
XREAD-EN,XWRITE-EN,XCS-IN
11,12,19
IC005,006
XWAIT_MEM,XIRQ(MEM)
DPR-370
XWAIT-out,XIRQ-out
16,17
XWAIT_SDI,XIRQ(SDI)
CN104
IC405,406,1206
XRESET_IN
RESET-EXT
26
RESET-MEM
RESET
CPUBUS_CLK
CPU-CLK
14
CN002
ADV-F/H-OUT
11,12
MAIN-F-IN
16
28,29
SDI-A/B(X)/(Y),
32,33
RET-A/B(X)/(Y)
35,36
39,40
IC009-011,013
FB_CONNECT
Q001-006
1MA/TONE-OFF/ON-IN,
CABLE
(+1)MA/(-1)MA-IN
FIBER_CONNECT
30,31
CONNECTION
DETECT
STANDBY_INCOM-in,
IC008
DPR-370
STANDBY-INCOM(TX)/(RX)
CCU_SENSE-out
2,4
AMP
CN105
IC208
PROMPTER(X)-OUT
9
AMP
NET-WORK-PREPA,
NET-WORK-INT-IN,
NET-WORK-CS-IN
23,25,26
IC007
SD-27CK-in
SD-27CK-IN
7
MAIN-74CK_MEM
IC503
HD-74CK-IN
MAIN-74CK_SDI
14
IC202,203
HDC4300
TX-RSV5/6,
10G-700P-SUB-TX/RX,
IC901
IC201
10G-700P-MST-TX/RX
TX_MAIN_F/H
FPGA
FPGA
TX-UART_SPI_CLK/CS/LD,
TX-UART_SPI_D/Q/IRQ,
TX_RESET,
SDI-LOCKED_TX_TO_SDI,
SDI-LOCKED_MEM_TO_TX
NC
MAIN-SDI_1-4_P/N
RET-SDI_A/B_P/N
FLASH
FB_CONNECT
IC011
FLASH
ET_MDC/MDIO/TXCLK,
ET_TXD0-3/RXD0-3,
IC501
ET_TXCTL/RXCTL
X501
PHY
25MHz
IC403
CABLE
DRIVER
IC205
IC404
CABLE
DRIVER
TX_EN,HD/SD
PR2-D0-7,
IC204
PR2-12M-CLK
D/A
PROMPT2_ON
IC209
EXT_VBS_NOSIGNAL
AMP
VBS-D0-7,H/VSYNC,
IC205
VBS_SDA/SCL
VBS-27M-CLK
VBS
CN003:77
SD-27CK-IN
DECODER
IC007
VBS_SLEEP
MAIN_148M_CLKP/N,
MEM_GXB_REFCLK_0/1P,MEM_GXB_REFCLK_0/1N,
CN004:1,2
MEM_DDR_L_REFCLK_P/N,MEM_DDR_U_REFCLK_P/N
PR1-D0-7,
IC207
HDSDI_CLKIN1_P/N
PR1-18/12M-CLK
D/A
PROMPT1_ON
CLK74_185_PLL
IC509,510
IC502
IC205
PLL
IC002
IC015
TEMP_SENS_IIC_SDA/SCL
REAR_FAN_CONT[0]-[6]
TEMP
AMP
REAR_FAN_OFF
SDRAM
IC402
FLASH
TX-146
IC001
IC004
CN003
CN200
FLASH
RSV1-6
D300-303
76,78...86
FPGA
F/H_OUT
LASER_ON
IC300
72,74
SFP+_LASER_ON
SPI_CLK/CS/LD,
SFP+_TFAULT,
59,63,65,
SPI_DATA_IN/OUT/IRQ,
SFP+_MOD_ABS,
69,71,73,
RESET,3G-SDI_TX_VALID
SFP+_RX_LOS
79,81
3G-SDI_RX_VALID
83
SDA,SCL
53,55
IC215
X300
TEMP
40MHz
IC401
IC402
CLOCK
3G-SDI1-4_RXP/N
RECEIVER
21,23,29,31,
BUFFER
37,39,45,47
3G-SDI1/2_TXP/N
IC405,406
20,22,28,30
SFP+_REFCLKP/N
CLOCK
SYN
77
LASER_ON
IC206
AMP
RESET-EXT
IC406
IC505
D-FF
IC504
VCO501,502
IC506
COMPARATOR
DRIVER
VCO501:148.352MHz
VCO502:148.5MHz
+3.2V
TFAULT,TDIS,
CN300(SFP+)
MOD_ABS,RX_LOS
2,3,6,8
SFP+_SDA/SCL
4,5
BPU
SFP+_RX_10G+/-
12,13
E
O
SFP+_TX_10G+/-
18,19
E
O
VCO400,
IC400
VCO401
VCO400:148.5MHz
VCO401:148.35MHz
VCO402,
IC404
VCO403
MULTI
VCO402:133.65MHz
PLEXER
VCO403:133.52MHz
STANDBY_INCOM-in,
CN004
CCU_SENSE-out
IC008
1,2
CN-3434
CN002
ET_MDIP0-3,
CN501
CN001
ET_MDIN0-3
7-14
7-14
J401
SDI1
J402
SDI2
J201
PROMPTER2
IC508
LVDS
BUFFER
CN007
FAN(+)
3
DC FAN
(OUTSIDE)
REAR_FAN_PULSE
2
NETWORK TRUNK
11-2

Advertisement

Table of Contents
loading

Table of Contents