Liquid Crystal Display Connector - Xilinx Virtex-5 FPGA ML561 User Manual

Memory interfaces development board
Hide thumbs Also See for Virtex-5 FPGA ML561:
Table of Contents

Advertisement

Chapter 3: Hardware Description
Table 3-15: Power Measurement Header Pins (P102) (Continued)

Liquid Crystal Display Connector

Previous memory boards such as the ML461 had a DisplaytechQ 64128E-FC-BC-3LP
64x128 LCD panel. This display was removed from the ML561, but the connection is still
available for use with embedded systems if the user connects the display to connector
(P104). The LCD panel needs to hang off the edge of the board as shown in
32
Header Signal
VCC1V8_SENSE+
VCC1V8_SENSE-
VCC1V8_MON
VCC1V5_SENSE+
VCC1V5_SENSE-
VCC1V5_MON
VCC2V6_SENSE+
VCC2V6_SENSE-
VCC2V6_MON
VCC5_SENSE+
VCC5_SENSE-
VCC5_MON
VCC5
GND
GND
GND
GND
www.xilinx.com
Power Header Pin #
13
14
15
17
18
19
21
22
23
25
26
24
20
4
8
12
16
Virtex-5 FPGA ML561 User Guide
UG199 (v1.2.1) June 15, 2009
R
Figure
3-8.

Advertisement

Table of Contents
loading

Table of Contents