Each Array On Same Loop Cycle) - Texas Instruments TMS320C6000 Programmer's Manual

Hide thumbs Also See for TMS320C6000:
Table of Contents

Advertisement

Figure 6–24. Dependency Graph of FIR Filter (With Even and Odd Elements of

Each Array on Same Loop Cycle)

In the case of the FIR filter, scheduling the even and odd elements of the same
array on the same loop cycle cannot be done in a 2-cycle loop, as shown in
Figure 6–24. In this example, a valid 2-cycle software-pipelined loop without
memory constraints is ruled by the following constraints:
LDH h0 and LDH h1 are on the same loop cycle.
LDH x0 and LDH x1 are on the same loop cycle.
MPY p00 must be scheduled three or four cycles after LDH x0, because
it must read x0 from the previous iteration of LDH x0.
All MPYs must be five or six cycles after their LDH parents.
No MPYs on the same side (A or B) can be on the same loop cycle.
LDH
1
h0
5
5
MPY
p10
6
?
Note:
Numbers in bold represent the cycle the instruction is scheduled on.
The scenario in Figure 6–24 almost works. All nodes satisfy the above
constraints except MPY p10. Because one parent is on cycle 1 (LDH h0) and
another on cycle 0 (LDH x1), the only cycle for MPY p10 is cycle 6. However,
another MPY on the A side is also scheduled on cycle 6 (MPY p00). Other
combinations of cycles for this graph produce similar results.
Optimizing Assembly Code via Linear Assembly
A side
5
MPY
p00
5
LDH
2
x0
Memory Banks
B side
LDH
LDH
0
x1
h1
5
5
MPY
5
7
p11
p01
2
1
5
MPY
6
6-121

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents