Table of Contents
Advertisement
Figures
2-1
540L H-PBGA Diagram (Bottom View).......................................................................................10
3-2
Examples of Stubless and Short Stub Traces ............................................................................11
4-3
4 Mbyte Flash Memory System ..................................................................................................13
4-4
Dual-Bank SDRAM Memory Subsystem ....................................................................................15
4-5
SDRAM DIMM Layout Topology #1............................................................................................17
4-6
SDRAM DIMM Layout Topology #2............................................................................................17
4-7
Address and Control Topology for Two Discrete SDRAM Devices ............................................18
4-8
Address and Control Topology for Four or More Discrete SDRAM Devices ..............................18
4-9
Data and DQM Topology for Discrete SDRAM Devices.............................................................19
4-10
Clocking for a Dual-Bank SDRAM DIMM ...................................................................................20
4-11
Clock Routing for a Two Device SDRAM Subsystem.................................................................22
4-12
External Power Failure State Machine .......................................................................................23
4-13
External Power Failure Logic in the System ...............................................................................24
5-14
Example Secondary PCI Connector Interrupt Routing ...............................................................26
6-15
PCI Add-in Card Example Configuration ....................................................................................27
6-16
Motherboard Example Configuration .......................................................................................... 28
9-17
9-18
Power Supply Circuit ..................................................................................................................36
9-19
Recommended Power Supply Connection Layout .....................................................................36
9-20
V
Current-Limiting Resistor .............................................................................................37
9-21
V
Low-Pass Filter ..............................................................................................................38
CCPLL
9-22
Recommended FAIL# Circuit......................................................................................................39
10-23 High-Frequency Capacitor Values and Layout ...........................................................................41
12-24 540L PBGA Header ....................................................................................................................43
12-25 540L PBGA Socket.....................................................................................................................44
12-26 Packard-Hughes Direct Mount (Flex Tape) Interposer - Top View.............................................46
12-27 Packard-Hughes Direct Mount (Flex Tape) Interposer - Side View............................................46
12-28 Flex Tape Interposer Application (Add-In Card) .........................................................................47
12-29 Flex Tape Interposer (Top View) ................................................................................................47
12-30 Flex Tape Interposer (Side View) ...............................................................................................47
12-31 JTAG Emulator Connector (Top View) .......................................................................................48
14-32 Conceptual 3-D View of Processor with a Heat Sink..................................................................54
14-33 Hole Dimensions for Passive Heatsink.......................................................................................55
14-34 Board Level Keep Out Areas ......................................................................................................56
14-35 Clearances of PCI Board and Components................................................................................57
15-36 Decoupling and 3.3 V Power Schematic ....................................................................................62
15-37 Primary PCI Interface Schematic................................................................................................63
15-38 Memory Controller Schematic ....................................................................................................64
15-39 Flash ROM, UART and LEDs Schematic ...................................................................................65
15-40 Logic Analyzer I/F Schematic .....................................................................................................66
15-41 SDRAM 168-Pin DIMM Schematic .............................................................................................67
15-42 Secondary PCI/80960 Core Schematic ......................................................................................68
15-43 Secondary PCI Bus 1/2 Schematic.............................................................................................69
15-44 Secondary PCI Bus 3/4 Schematic.............................................................................................70
15-45 Battery Monitor Schematic..........................................................................................................71
15-46 Decoupling and 3.3 V Power Schematic ....................................................................................77
15-47 Primary PCI Interface Schematic................................................................................................78
15-48 Memory Controller Schematic ....................................................................................................79
15-49 Flash ROM, UART and LEDs Schematic ...................................................................................80
Design Guide
Intel
*
®
®
i960
RM/RN I/O Processor
5
Advertisement
Table of Contents
