Tektronix 11A52 Service Manual page 32

Extended service, two channel amplifier
Hide thumbs Also See for 11A52:
Table of Contents

Advertisement

Theory of Operation
TABLE 2-4 U600 Signals (continued)
Signal
Pin
Desc
Usage
AD3
14
Bi
Address input, data input, and data output
AD4
13
Bi
Address input, data input, and data output
ADS
12
Bi
Address input, data input, and data output
AD6
11
Bi
Address input, data input, and data output
AD7
10
Bi
Address input, data input, and data output
FETCH(L)
19
0
The FETCH output is the "AND" of RD and PSEN.
When FETCH is low, the RAM (U801) can send data to
the data bus if the RAM chip select is enabled
SCLK
29
I
Sequence clock;, positive edge increments the channel
switch sequencer
SYNC
30
I
Sequence sync, high level applied during SCLK high
clears the channel switch sequence counter.
CLK
5,27
I
Serial communications clock input
M-P
26
I
Oscilloscope to plug-in serial data input
GSl(L)
6
0
Channel 1 gain/ bandwidth setting strobe
GS2(L)
44
0
Channel 2 gain/ bandwidth setting strobe
BPO
47
0
Bandwidth bit 0
BPl
48
0
Bandwidth bit 1
GPO
49
0
Gain bit 0
GPl
so
0
Gain bit 1
GP2
Sl
0
Gain bit 2
DO
61
0
DAC data bit 0
Dl
60
0
DAC data bit 1
D2
S9
0
DAC data bit 2
D3
S8
0
DAC data bit 3
D4
S7
0
DAC data bit 4
DS
S6
0
DAC data bit 5
D6
SS
0
DAC data bit 6
D7
54
0
DAC data bit 7
MINSTB(L)
62
0
Sample/Hold module #2 sample strobe
MAJSTB(L)
63
0
Sample/Hold module #1 sample strobe
ARAO
S2
0
Sample/Hold module output select address bit 0
ARAI
S3
0
Sample/Hold module output select address bit 1
ARA2
46
0
Sample/Hold module output select address bit 2
LCLK(L)
66
0
DAC data latch strobe low byte
UCLK(L)
6S
0
DAC data latch strobe high byte
TRIGONl
31
0
Channel 1 triE:E:er path on
TRIGINVl
32
0
Channel 1 trigger path invert
DISPONl
28
0
Channel 1 display path on
DISPINVl
4
0
Channel 1 display path invert
TRIGON2
34
0
Channel 2 trigger path on
TRIGINV2(L)
3S
0
Channel 2 trigger path invert
DISPON2
33
0
Channel 2 display path on
DISPINV2(L)
2
0
Channel 2 display path invert
RMSTEST
39
0
Self-test of RMS detector; on=high, off=low
RMS INV
40
0
Self-test of RMS detector polarity
P-M
7
0
Plug-in to oscilloscope serial data
2-12
11A52 Extended Service Manual

Advertisement

Table of Contents
loading

Table of Contents