Nconfig - Intel Stratix 10 Configuration User Manual

Gx fpga development kit
Hide thumbs Also See for Stratix 10:
Table of Contents

Advertisement

6. Intel Stratix 10 Debugging Guide
UG-S10CONFIG | 2018.11.02
Here are some very common causes of configuration failures:
Check
Intel Quartus Prime Software and the clock source on your board.
Ensure a free running reference clock is present for designs using transceivers,
PCIe, or HBM2.
For designs using the HPS and the external memory interface (EMIF), ensure that
the EMIF clock is present.
For designs using SmartVID (-V devices), ensure that this feature is set-up and
operating correctly. Ensure that the voltage regulator supports SmartVID.
Here are some debugging suggestions that apply to any configuration mode:
To rule out issues with
Intel Quartus Prime.
Try configuring the Intel Stratix 10 device with a simple design that does not
contain any IP. If configuration via a non-JTAG scheme fails with a simple design,
try JTAG configuration with the
The following topics describe the expected behavior of configuration pins. In addition,
these topics provide some suggestions to assist in debugging configuration failures.
Refer to the separate sections on each configuration scheme for debugging
suggestions that pertain to a specific configuration scheme.
Related Information
Debugging Guidelines for the Avalon-ST Configuration Scheme
Debugging Guidelines for the AS Configuration Scheme
Debugging Guidelines for the JTAG Configuration Scheme

6.4.1. nCONFIG

The
nCONFIG
Hold-off initial configuration
Initiate FPGA reconfiguration
The
nCONFIG
request. The
The configuration source can only change the state of the
the same value as
nSTATUS
The host should assert
nCONFIG
configuration cycle stops. The SDM expects a new configuration cycle to begin.
Debugging Suggestions
The host drives
remain high during configuration.
Send Feedback
frequency. It must match the frequency you specified in the
OSC_CLK_1
OSC_CLK_1
pin is a dedicated, input pin in the SDM.
pin transition from low to high signals a configuration or reconfiguration
pin indicates device readiness to initiate FPGA configuration.
nSTATUS
. When the Intel Stratix 10 device is ready it drives
nSTATUS
to follow
.
nCONFIG
nCONFIG
initiate configuration. If
. Be sure that it is not floating or stuck low.
nCONFIG
select the Internal Oscillator option in the
pins set specifically to JTAG.
MSEL
nCONFIG
to clear the device. Then the host should deassert
asserts during a configuration cycle, that
nCONFIG
Intel Stratix 10 Configuration User Guide
on page 33
on page 61
on page 67
has two functions:
pin when it has
nCONFIG
should
nCONFIG
101

Advertisement

Table of Contents
loading

Table of Contents