Table of Contents
Advertisement
HD49335NP/HNP
Electrical Characteristics (cont.)
• Items for CDSIN Input Mode
Item
Consumption current (1)
Consumption current (2)
CCD offset tolerance range
Timing specifications (1)
Timing specifications (2)
Timing specifications (3)
Timing specifications (4)
Timing specifications (5)
Timing specifications (6)
Timing specifications (7)
Timing specifications (8)
Timing specifications (9)
Timing specifications (10)
Timing specifications (11)
Timing specifications (12)
Timing specifications (13)
Clamp level
PGA gain at CDS input
DLL operation frequency
T/G 3/1divided operation
frequency range
H Buffer output voltage
RG output voltage
Notes: 1. Define digital output full scall with 1 V input as 0 dB.
2. Number of master steps: 60 steps, DLL current High
3. Number of master steps: 40 steps, DLL current Low
4. Number of master steps: 60 steps, DLL current Low
5. Values within parentheses ( ) are for reference.
Rev.1.0, Feb.12.2004, page 15 of 29
(Unless othewide specified, Ta = 25°C, AV
Symbol
Min
Typ
I
—
84
DD1
I
—
58
DD2
V
(–100)
—
CCD
t
—
(1.5)
CDS1
Typ × 0.8
t
1/4f
CDS2
t
—
(1.5)
CDS3
Typ × 0.8
t
1/4f
CDS4
Typ × 0.85
t
1/2f
CDS5
t
1
5
CDS6
t
—
1/2f
CDS7
t
—
1/2f
CDS8
t
—
(7)
CHLD9
t
—
(16)
COD10
t
—
(1/4f
CDS11
t
—
(1/f
CDS12
t
—
(1/2f
CDS13
CLP(00)
—
(14)
CLP(09)
—
(32)
CLP(31)
—
(76)
AGC(0)
–4.4
–2.4
AGC(63)
4.1
6.1
AGC(127)
12.5
14.5
AGC(191)
21.0
23.0
AGC(255)
29.4
31.4
DLL_2
11
—
DLL_3
7
—
DLL_4
5.5
—
CLK_in3
28.6
—
V
2.94
2.97
OH
V
—
22
OL
V
2.89
2.94
OH
V
—
50
OL
V
2.91
2.96
OH
V
—
36
OL
V
2.85
2.93
OH
V
—
60
OL
V
2.69
2.86
OH
V
—
115
OL
V
2.81
2.90
OH
V
—
78
OL
= 3.0 V, DV
DD
Max
Unit
96.6
mA
66.7
mA
(100)
mV
—
ns
Typ × 1.2
ns
CLK
—
ns
Typ × 1.2
ns
CLK
Typ × 1.15
ns
CLK
9
ns
—
ns
CLK
—
ns
CLK
—
ns
—
ns
)
—
ns
CLK
)
—
ns
CLK
)
—
ns
CLK
—
LSB
—
LSB
—
LSB
–0.4
dB
8.1
dB
16.5
dB
25.0
dB
33.4
dB
25
MHz
11
MHz
7
MHz
28.6
MHz
—
V
47
MV
—
V
112
MV
—
V
78
MV
—
V
129
MV
—
V
262
mV
—
V
141
mV
= 3.0 V, and R
DD
BIAS
Test Conditions
Remarks
f
= 36 MHz
CDSIN mode
CLK
LoPwr = low
f
= 20 MHz
CDSIN mode
CLK
LoPwr = high
Refer to table 8
C
= 10 pF
L
C
= 10 pF
L
*1
*2
*3
*4
f
= 1/3CLK_in3
CLK
30 mA Buff, I
= –5 mA
OH
30 mA Buff, I
= +5 mA
OL
14 mA Buff, I
= –5 mA
OH
14 mA Buff, I
= +5 mA
OL
10 mA Buff, I
= –3 mA
OH
10 mA Buff, I
= +3 mA
OL
4 mA Buff, I
= –2 mA
OH
4 mA Buff, I
= +2 mA
OL
2 mA Buff, I
= –2 mA
OH
2 mA Buff, I
= +2 mA
OL
I
= –2 mA
OH
I
= +2 mA
OL
= 33 kΩ)
Advertisement
Table of Contents
