Eaton EDR 3000 Installation, Operation And Maintenance Manual page 746

Name
Logic.LE37.Out inverted
Logic.LE37.Gate In1-I
Logic.LE37.Gate In2-I
Logic.LE37.Gate In3-I
Logic.LE37.Gate In4-I
Logic.LE37.Reset Latch-I
Logic.LE38.Gate Out
Logic.LE38.Timer Out
Logic.LE38.Out
Logic.LE38.Out inverted
Logic.LE38.Gate In1-I
Logic.LE38.Gate In2-I
Logic.LE38.Gate In3-I
Logic.LE38.Gate In4-I
Logic.LE38.Reset Latch-I
Logic.LE39.Gate Out
Logic.LE39.Timer Out
Logic.LE39.Out
Logic.LE39.Out inverted
Logic.LE39.Gate In1-I
Logic.LE39.Gate In2-I
Logic.LE39.Gate In3-I
Logic.LE39.Gate In4-I
Logic.LE39.Reset Latch-I
Logic.LE40.Gate Out
Logic.LE40.Timer Out
Logic.LE40.Out
Logic.LE40.Out inverted
Logic.LE40.Gate In1-I
Logic.LE40.Gate In2-I
Logic.LE40.Gate In3-I
Logic.LE40.Gate In4-I
Logic.LE40.Reset Latch-I
Logic.LE41.Gate Out
Logic.LE41.Timer Out
Logic.LE41.Out
Logic.LE41.Out inverted
Description
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
www.eaton.com
EDR-3000 IM02602003E
734