Read/Write Bits (User Settings) - Omron SYSMAC CJ1W-EIP21 Operation Manual

Sysmac cs and cj series ethernet/ip units 100base-tx 100base-tx/10base-t
Hide thumbs Also See for SYSMAC CJ1W-EIP21:
Table of Contents

Advertisement

Auxiliary Area Data
Word(s)
Bit(s)
A417
A41700 to
CPU Bus Unit Error,
A41715
Unit Number Flags
A427
A42700 to
CPU Bus Unit Set-
A42715
ting Error, Unit
Number Flags
4-5-2

Read/Write Bits (User Settings)

Word
Bits
A501
A50100 to
CPU Bus Unit
A50115
Restart Bits
Name
When an error occurs in a data exchange between
the CPU Unit and a CPU Bus Unit, the CPU Bus
Unit Error Flag (A40207) and the corresponding flag
in A417 are turned ON. Bits 00 to 15 correspond to
unit numbers 0 to F.
The ERR/ALM indicator on the front of the CPU Unit
will flash, but CPU operation will continue.
When a CPU Bus Unit Setting Error occurs, A40203
and the corresponding flag in A27 are turned ON.
Bits 00 to 15 correspond to unit numbers 0 to F.
The ERR/ALM indicator on the front of the CPU Unit
will flash, but CPU operation will continue.
Name
Bits A50100 through A50115 can be turned ON to
reset CPU Bus Units number #0 through #15,
respectively.
Note The CPU Bus Unit Initializing Flags (A30200
to A30215) will turn ON when initialization of
the Units begins and turn OFF when it is com-
pleted.
Note When turning ON the CPU Bus Unit Restart
Bit from a ladder program, use the SET
instruction.
Function
Description
Section 4-5
Settings
0: No error
1: Error
0: No setting error
1: Setting error
Settings
OFF to ON:
Unit restarted.
Automatically turned
OFF by system after
restart processing
has been completed.
89

Advertisement

Table of Contents
loading

Table of Contents