Intel386™ EX MICROPROCESSOR USER'S MANUAL
7.3.4.2
SMRAM State Dump Area .................................................................................7-14
7.3.5
7.4
7.5
7.5.1
CHAPTER 8
8.1
OVERVIEW ................................................................................................................... 8-1
8.1.1
Clock Generation Logic .............................................................................................8-1
8.1.2
Power Management Logic ........................................................................................8-3
8.1.2.1
8.1.2.2
8.1.2.3
8.1.3
8.2
8.3
8.3.1
Idle Mode ..................................................................................................................8-9
8.3.2
Powerdown Mode ...................................................................................................8-10
8.3.3
8.4
DESIGN CONSIDERATIONS...................................................................................... 8-11
8.4.1
Reset Considerations ..............................................................................................8-11
8.4.2
Power-up Considerations ........................................................................................8-12
8.4.2.1
Built-in Self Test .................................................................................................8-12
8.4.2.2
JTAG Reset ........................................................................................................8-12
8.4.3
8.5
8.5.1
CHAPTER 9
9.1
OVERVIEW ................................................................................................................... 9-1
9.2
ICU OPERATION........................................................................................................... 9-4
9.2.1
Interrupt Sources ......................................................................................................9-4
9.2.2
Interrupt Priority ........................................................................................................9-6
9.2.2.1
9.2.2.2
Determining Priority ..............................................................................................9-7
9.2.3
Interrupt Vectors .......................................................................................................9-8
9.2.4
Interrupt Process .......................................................................................................9-9
9.2.5
Poll Mode ................................................................................................................9-14
9.3
REGISTER DEFINITIONS........................................................................................... 9-15
9.3.1
9.3.2
vi