Intel 386 User Manual page 688

Embedded microprocessor
Table of Contents

Advertisement

13-5
13-15
operation,
baud-rate generator,
13-12
13-15
receiver,
13-6
transmitter,
13-1
13-4
overview,
13-16
13-25
programming,
CLKPRS register,
13-17
PINCFG,
SIOCFG register,
13-20
SSIOBAUD,
SSIOBAUD register,
13-22
SSIOCON1,
SSIOCON1 register,
SSIOCON2 register,
13-21
SSIOCTR,
SSIOCTR register,
13-25
SSIORBUF,
SSIORBUF register,
13-24
SSIOTBUF,
SSIOTBUF register,
4-18
register addresses,
13-16
registers,
13-4
signals,
5-17
11-21
SIOCFG,
,
System management mode,
7-12
14-10
CSU support,
,
7-9
HALT restart,
3-1
hardware interface,
7-1
SMI#,
7-2
SMIACT#,
SMRAM state dump area,
7-1
I/O restart,
3-6
identifier registers,
interaction with idle and powerdown,
7-1
overview,
7-7
priority,
7-15
resume instruction,
7-3
7-11
SMI# interrupt,
,
during HALT cycle,
during I/O instruction,
during SMM handler,
HALT during SMM handler,
SMI# during SMM operation,
7-2
SMRAM,
7-14
state dump area,
System register organization,
13-5
13-6
13-19
13-18
D-58
,
13-20
D-59
,
13-21
13-22
D-59
,
,
13-23
D-60
,
13-21
D-60
,
13-25
D-61
,
13-24
D-4
,
13-18
D-57
,
,
2-1
7-1
7-15
,
7-1
,
7-14
7-15
,
8-5
7-15
7-8
7-9
7-10
7-11
7-12
7-15
4-1
address configuration register,
address space, I/O for PC/AT systems,
4-9
addressing modes,
DOS-compatible mode,
enhanced DOS mode,
4-11
nonDOS mode,
nonintrusive DOS mode,
enabling/disabling expanded I/O space,
expanded I/O address space,
I/O address decoding techniques,
organization of peripheral registers,
4-1
overview,
peripheral register addresses,
4-2
peripheral registers,
processor core architecture,
programming
4-8
ESE bit,
REMAPCFG example,
T
18-4
TAP controller,
18-1
TAP Test Access Port,
TCU, See Timer/counter unit
1-7
Technical support,
1-4
1-5
Glossary-1
Terminology,
,
18-1
Test access port,
Test-logic unit, See JTAG test-logic unit
10-1
Timer/counter unit,
5-11
configuring,
hardware triggerable one-shot, See Mode 1
hardware-triggered strobe, See Mode 5
10-26
initial count values,
interrupt on terminal count, See Mode 0
10-6
10-8
mode 0,
10-7
basic operation,
disabling the count,
writing a new count,
10-8
10-10
mode 1,
10-9
basic operation,
retriggering the one-shot,
writing a new count,
10-10
10-12
mode 2,
10-11
basic operation,
disabling the count,
writing a new count,
INDEX
4-6
4-2
4-9
4-11
4-11
4-8
4-3
4-6
4-5
4-15
4-2
4-8
Glossary-5
10-33
10-7
10-8
10-9
10-10
10-11
10-12
Index-9

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Intel386 exIntel386 extbIntel386 extc

Table of Contents