Figure 11.8-2 Operation Diagram of Interval Timer Function (Free-run Mode)
Counter value
Tn0DR/Tn1DR value (0xE0)
IF bit
STA bit
Counter value match*
Timer output pin
*: Even though a match is detected during operation, the counter is not cleared. The data register settings are reloaded into the comparison data latch.