Intel SC5650HCBRP Product Specification page 50

Functional Architecture Intel® Server System SC5650HCBRP TPS
1N: One clock cycle for the DRAM commands arrive at the DIMMs to execute.
2N: Two clock cycles for the DRAM commands arrive at the DIMMs to execute.
34 Revision 1.2
Intel order number E81443-002