Mitsubishi MELSEC-Q Series User Manual page 175

4
COMMUNICATIONS BETWEEN CPU MODULES
CPU No.1
CPU shared memory
Multiple CPU high speed transmission
area of CPU No.1
Auto refresh area
Multiple CPU high speed transmission
area of CPU No.2
Auto refresh area
1) Writing by END processing
5) Reading by END processing
B0 to B1F (for CPU No.1)
B20 to B3F (for CPU No.2)
(b) Execution of auto refresh
4.1.3 Communication by auto refresh using multiple CPU high speed transmission area
Diagram 4.24 shows an outline of operations when CPU No.1 performs auto
refresh of 32 points for B0 to B1F, and when CPU No.2 performs auto refresh of
32 points for B20 to B3F.
2)
Sends to CPU No.2
5) Sends to CPU No.1
Device
Procedure for the CPU No.2 to read device data of the CPU No.1
1) : Transfers data in B0 to B1F to auto refresh area of the host CPU at END
processing of a CPU No.1.
2) : Sends data in multiple CPU high speed transmission area of CPU No.1 to
CPU No.2.
3) : Transfers the received data to B0 to B1F at END processing of CPU No.2.
Procedure for the CPU No.1 to read device data of the CPU No.2
4) : Transfers data in B20 to B3F to auto refresh area of the host CPU at END
processing of CPU No.2.
5) : Sends data in multiple CPU high speed transmission area of CPU No.2 to
CPU No.1.
6) : Transfers the received data to B20 to B3F at END processing of CPU No.1.
Diagram 4.24 Outline of auto refresh operation
Auto refresh is executed when the CPU module is in RUN, STOP or PAUSE
status.
For auto refresh processing at error, refer to Section 4.1.5.
4.1 Communications between CPU modules using CPU shared memory
CPU No.2
CPU shared memory
Multiple CPU high speed transmission
area of CPU No.1
Auto refresh area
Multiple CPU high speed transmission
area of CPU No.2
Auto refresh area
3) Writing by END processing
4) Reading by END processing
Device
B0 to B1F (for CPU No.1)
B20 to B3F (for CPU No.2)
1
2
3
4
5
6
7
8
4
- 25