Address Register Direct Mode; Address Register Indirect Mode; Address Register Indirect With Postincrement Mode - Motorola MC68030 User Manual

Enhanced 32-bit microprocessor
Hide thumbs Also See for MC68030:
Table of Contents

Advertisement

Data Organization and Addressing Capabilities

2.4.2 Address Register Direct Mode

In the address register direct mode, the operand is in the address register specified by the
effective address register field.
GENERATION:
ASSEMBLER SYNTAX:
MODE:
REGISTER:
ADDRESS REGISTER:
NUMBER OF EXTENSION WORDS:

2.4.3 Address Register Indirect Mode

In the address register indirect mode, the operand is in memory, and the address of the
operand is in the address register specified by the register field.
GENERATION:
ASSEMBLER SYNTAX:
MODE:
REGISTER:
ADDRESS REGISTER:
MEMORY ADDRESS:
NUMBER OF EXTENSION WORDS:

2.4.4 Address Register Indirect with Postincrement Mode

In the address register indirect with postincrement mode, the operand is in memory, and the
address of the operand is in the address register specified by the register field. After the
operand address is used, it is incremented by one, two, or four depending on the size of the
operand: byte, word, or long word. Coprocessors may support incrementing for any size of
operand up to 255 bytes. If the address register is the stack pointer and the operand size is
byte, the address is incremented by two rather than one to keep the stack pointer aligned to
a word boundary.
GENERATION:
ASSEMBLER SYNTAX:
MODE:
REGISTER:
ADDRESS REGISTER:
OPERAND LENGTH ( 1, 2, OR 4):
MEMORY ADDRESS:
NUMBER OF EXTENSION WORDS:
2-10
EA = An
An
001
31
n
An
0
EA = (An)
(An)
010
31
n
An
31
0
EA = (An)
An = An + SIZE
(An) +
011
31
n
An
31
0
MC68030 USER'S MANUAL
OPERAND
MEMORY ADDRESS
OPERAND
MEMORY ADDRESS
+
OPERAND
0
0
0
0
0
MOTOROLA

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents