Radyne DMD2401 Operation Manual page 119

Table of Contents

Advertisement

User Interfaces
Opcode: <2409h>
Query response
<1>
Alarm 1
<1>
Alarm 2
<1>
Alarm 3
<1>
Alarm 4
<1>
Common Alarm 1
<1>
Alarm 5
4-80
DMD2401/DMD2401L/DMD2401 IBS/IDR Satellite Modem
Bit 2 = Spare
Bit 3 = IBS BER Alarm
Bit 3 = IBS Prompt Alarm
Bit 5 = IBS Service Alarm
Bits 6 -7 = Spares
(0 = Pass, 1 = Fail)
Query a Demodulator's Current Alarms
Bit 0 = Receive Processor Fault
Bit 1 = Signal Lock Fault
Bit 2 = Receive Satellite AIS Fault
Bit 3 = Rx AGC/Input Level Fault
Bit 4 = Reed-Solomon Sync Fault
Bit 5 = Reed-Solomon Excessive Errors Fault
Bit 5 = Reed-Solomon Uncorrectable Word Fault
Bit 7 = Receive Forced Alarm
(0 = Pass, 1 = Fail)
Bit 0 = Buffer Underflow
Bit 1 = Buffer Overflow
Bit 2 = Buffer Under 10%
Bit 3 = Buffer Over 90%
Bit 4 = Receive FPGA Fault
Bit 5 = Rx LNB Fault, LBST Only
Bits 6 - 7 Spares
(0 = Pass, 1 = Fail)
Bit 0 = IF Synthesizer Lock Detect Fault
Bit 1 = Rx Oversample PLL Lock Detect Fault
Bit 2 = Buffer Clock PLL Lock Detect Fault
Bit 3 = Viterbi Decoder Lock Fault
Bit 4 = Sequential Decoder Lock Fault
Bit 5 = Rx 2047 Test Pattern Lock Fault
Bit 5 = External Reference PLL Lock Fault
Bit 7 = Frame Sync Fault
(0 = Pass, 1 = Fail)
Bit 0 = Buffer Clock Activity Detect Fault
Bit 1 = External BNC Activity Detect Fault
Bit 2 = Rx Satellite Clock Activity Detect Fault
Bit 3 = External Reference PLL Activity Fault
Bits 4 - 7 = Spares
(0 = Pass, 1 = Fail)
Bit 0 = -12 V Alarm
Bit 1 = +12 V Alarm
Bit 2 = +5 V Alarm
Bit 3 = Temperature Fault
Bit 4 = Interface FPGA Fault
Bit 5 = Battery Fault
Bit 6 = RAM/ROM Fault
Bit 7 = Spare
(0 = Pass, 1 = Fail)
Bit 0 = IBS/IDR Satellite Multiframe Sync Loss
Bit 0 = IBS/IDR Satellite Frame Sync Loss
TM065 – Rev. 3.3

Advertisement

Table of Contents
loading

Table of Contents