Table of Contents
Advertisement
The following tables provide information about the POST codes generated by the BIOS:
•
Table 24
•
Table 25
Table 24.
Port 80h POST Code Ranges
Range (Hex)
E0 – FF F0 – FF
Table 25.
Typical Port 80h POST Sequence (Sheet 1 of 2)
POST Code
Dual-Core Intel® Xeon® Processor LV and Intel
User's Manual
56
lists the Port 80h POST code ranges
lists the Port 80h POST sequence
00 – 0F
Debug codes: Can be used by any PEIM/driver for debug.
10 – 1F
Host Processors: 1F is an unrecoverable processor error.
20 – 2F
Memory/Chipset: 2F is no memory detected or no useful memory detected.
30 – 3F
Recovery: 3F indicated recovery failure.
40 – 4F
Reserved for future use.
I/O Busses: PCI, USB, ISA, ATA, etc. 5F is an unrecoverable error. Start
50 – 5F
with PCI.
60 – 6F
Reserved for future use (for new busses).
70 – 7F
Output Devices: All output consoles. 7F is an unrecoverable error.
80 – 8F
Reserved for future use (new output console codes).
90 – 9F
Input devices: Keyboard/Mouse. 9F is an unrecoverable error.
A0 – AF
Reserved for future use (new input console codes).
Boot Devices: Includes fixed media and removable media. BF is an
B0 – BF
unrecoverable error.
C0 – CF
Reserved for future use.
D0 – DF
Boot device selection.
FF processor exception. E0 – EE: Miscellaneous codes. EF boot/S3: resume
failure.
21
Initializing a chipset component
22
Reading SPD from memory DIMMs
23
Detecting presence of memory DIMMs
25
Configuring memory
28
Testing memory
34
Loading recovery capsule
E4
Entered DXE phase
12
Starting Application processor initialization
13
SMM initialization
50
Enumerating PCI busses
51
Allocating resources to PCI bus
92
Detecting the presence of the keyboard
90
Resetting keyboard
94
Clearing keyboard input buffer
95
Keyboard Self Test EB Calling Video BIOS
58
Resetting USB bus
®
3100 Chipset
Error Messages and Beep Codes
Category/Subsystem
Description
Order Number:315879-002
January 2007
Advertisement
Table of Contents
