Jumper Block Locations - Intel Xeon LV User Manual

Dual-core intel xeon processor lv 3100 chipset
Table of Contents

Advertisement

Technical Reference
Table 17.
Jumper Block Locations (Sheet 1 of 3)
Location
Jumper/Header Name
D
CMOS Clear Jumper
FSB Clock Frequency Override
X
(Host Clock Jumper)
®
Intel
3100 Chipset PLLSEL0
F
Jumper
OO
Enable Video Jumper
M
Processor Fan Override Jumper
®
Intel
3100 Chipset Fan
T
Override Jumper
FWH VPP Jumper (validation
CC
Only)
N
CPU0 VID Override Jumper
CPU0 VID Jumper
N
Short = 0; Open = 1
®
Intel
3100 Chipset internal
E
1.5 VR enable
Software Configuration Port
H
Address Jumper
G
Test Mode Jumper
JJ
Top Swap Jumper
KK
BIOS Destination Jumper
DD
Top Block Lock Jumper
Watch Dog Timer (WDT) Board
LL
Reset
HH
No Reboot Jumper
S
V
Voltage Select Jumper
CCA
January 2007
Order Number: 315879-002
Ref Des
J4C3
J4G2
Open
1-2
J7A3
Open
Enable on Board Video
J2A1
J8H1
Open: Heceta* Controlled
J7G2
Open: Heceta* Controlled
J2H2
J8J1
VID[5]
VID[4]
J8J2
1-2
3-4
1-2: Disable Intel
J4C5
Open: Enable Intel
J7B2
J7B1
J3D2
J3D1
1-2: FWH Top Block Lock
J1G1
1-2: WDT Triggers Board Reset
J3C1
Open: WDT Triggers LED Only
J4D2
1-2: CPU_VCCA = 1.5 V
J7G3
2: CPU_VCCA = 1.8 V
Dual-Core Intel® Xeon® Processor LV and Intel
Description
Clears CMOS
1-2: Normal
2-3: Clear
166 MHz
133 MHz
100 MHz
1-2: Enable
Open: Disable
1-2: Full Speed
1-2: Full Speed
1-2: Normal
Open: N/A
Manual VID Select
1-2: Manual Select
Open: CPU Select
VID[3]
VID[2]
VID[1]
5-6
7-8
9-10
®
3100 Chipset 1.5 V VR
®
3100 Chipset 1.5 V VR
1-2: 0x2E / 0x2F
Open: 0x4E / 0x4F
1-2: Test Mode
Open: Normal
1-2: A16 Top Swap
Open: Normal
1-2: Offset
Open: Normal
Open: Normal
1-2: No Reboot
Open: Normal
Default
Position
1-2
2-3
Open
1-2
1-2
1-2
1-2
Open
VID[0]
Open
11-12
Open
Open
Open
Open
Open
Open
Open
Open
Open
®
3100 Chipset
User's Manual
45

Advertisement

Table of Contents
loading

Table of Contents