Table of Contents
Advertisement
Prestigio Nobile 150
5.3 Intel 82801DBM I/O Controller Hub 4 Mobile (ICH4-M)
Hub Interface Signals
Signal Name
Type
I/O
HI[11:0]
I/O
HI_STB/HI_STBS
I/O
HI_STB#/
HI_STBF
I/O
HICOMP
I
HI_VSWING
LAN Connect Interface Signals
Signal Name
Type
I
LAN_CLK
I
LAN_RXD[2:0]
O
LAN_TXD[2:0]
O
LAN_RSTSYNC
EEPROM Interface Signals
Signal Name
Type
O
EE_SHCLK
I
EE_DIN
O
EE_DOUT
O
EE_CS
Description
Hub Interface Signals
Hub Interface Strobe/ Hub Interface Strobe Second: One of two
differential strobe signals used to transmit and receive data through
the hub interface.
Hub Interface 1.5 mode this signal is not differential and is the
second of the two strobe signals.
Hub Interface Strobe Complement / Hub Interface Strobe First:
One of two differential strobe signals used to transmit and receive
data through the hub interface.
Hub Interface 1.5 mode this signal is not differential and is the first
of the two strobe signals.
Hub Interface Compensation: Used for hub interface buffer
compensation.
Hub Interface Voltage Swing: Analog input used to control the
voltage swing and impedance strength of hub interface pins.
Description
LAN I/F Clock: Driven by the LAN Connect component.
Frequency range is 5 MHz to 50 MHz.
Received Data: The LAN Connect component uses these signals to
transfer data and control information to the integrated LAN
Controller. These signals have integrated weak pull-up resistors.
Transmit Data: The integrated LAN Controller uses these signals
to transfer data and control information to the LAN Connect
component.
LAN Reset/Sync: The LAN Connect component's Reset and Sync
signals are multiplexed onto this pin.
Description
EEPROM Shift Clock: Serial shift clock output to the EEPROM.
EEPROM Data In: Transfers data from the EEPROM to the ICH3.
This signal has an integrated pull-up resistor.
EEPROM Data Out: Transfers data from the ICH3 to the
EEPROM.
EEPROM Chip Select: Chip select signal to the EEPROM.
Firmware Hub Interface Signals
Signal Name
Type
I/O
Firmware Hub Signals. Muxed with LPC address signals.
FWH[3:0]/
LAD[3:0]
I/O
LFRAME# Firmware Hub Signals. Muxed with LPC LFRAME#
FWH[4]/
LFRAME#
signal.
PCI Interface Signals
Signal Name
Type
I/O
PCI Address/Data: AD[31:0] is a multiplexed address and data
AD[31:0]
bus. During the first clock of a transaction, AD[31:0] contain a
physical address (32 bits). During subsequent clocks, AD[31:0]
contain data. The ICH4 drives all 0s on AD[31:0] during the address
phase of all PCI Special Cycles.
I/O
Bus Command and Byte Enables: The command and byte enable
C/BE[3:0]#
signals are multiplexed on the same PCI pins. During the address
phase of a transaction, C/BE[3:0]# define the bus command. During
the data phase, C/BE[3:0]# define the Byte Enables.
C/BE[3:0]#
0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 1 0
0 1 1 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 1 0
1 1 1 1
All command encodings not shown are reserved. The ICH4 does not
decode reserved values, and therefore will not respond if a PCI
master generates a cycle using one of the reserved values.
I/O
Device Select: The ICH4 asserts DEVSEL# to claim a PCI
DEVSEL#
transaction. As an output, the ICH4 asserts DEVSEL# when a PCI
master peripheral attempts an access to an internal ICH4 address or
an address destined for the hub interface (main memory or AGP).
As an input, DEVSEL# indicates the response to an ICH4-initiated
transaction on the PCI bus. DEVSEL# is tri-stated from the leading
edge of PCIRST#. DEVSEL# remains tri-stated by the ICH4 until
driven by a Target device.
95
TECHNICAL SERVICE MANUAL
Description
Description
Command Type
Interrupt Acknowledge
Special Cycle
I/O Read
I/O Write
Memory Read
Memory Write
Configuration Read
Configuration Write
Memory Read Multiple
Memory Read Line
Memory Write and Invalidate
Advertisement
Table of Contents
