Prestigio NOBILE 150 Technical & Service Manual page 159

Mobile computer
Hide thumbs Also See for NOBILE 150:
Table of Contents

Advertisement

5
+VCC_CORE
R112
51
0603
HBR0#
D
HA#[3..31]
3
HA#[3..31]
HA#3
P23
HA#4
T25
HA#5
T28
HA#6
R27
HA#7
HXRCOMP & HYRCOMP should be
U23
HA#8
U24
route with 18 mil width
HA#9
R24
HA#10
U28
HA#11
V28
HA#12
U27
HA#13
Less than 0.5"
T27
HA#14
V27
HA#15
U25
HA#16
V26
HXRCOMP
HA#17
1
2
Y24
R527 27.4
HA#18
V25
HA#19
V23
HA#20
W25
1
2
HYRCOMP
HA#21
Y25
R553 27.4
HA#22
AA27
HA#23
W24
HA#24
W23
HA#25
W27
HA#26
Y27
GND
HA#27
AA28
HA#28
W28
HA#29
AB27
HA#30
Y26
HA#31
AB28
HREQ#[0..4]
3
HREQ#[0..4]
HREQ#0
R28
HREQ#1
P25
HREQ#2
R23
HREQ#3
R25
HREQ#4
C
T23
T26
3
HADSTB#0
AA26
3
HADSTB#1
HXRCOMP
B20
HXSWING
B18
HYRCOMP
H28
HYSWING
K28
HDSTBP#[0..3]
3
HDSTBP#[0..3]
HDSTBP#0
K27
HDSTBP#1
D26
HDSTBP#2
E21
HDSTBP#3
E18
HDSTBN#[0..3]
3
HDSTBN#[0..3]
HDSTBN#0
J28
HDSTBN#1
C27
HDSTBN#2
E22
HDSTBN#3
D18
HDINV#[0..3]
3
HDINV#[0..3]
HDINV#0
J25
HDINV#1
E25
HDINV#2
B25
HDINV#3
G19
L28
3
HADS#
M25
3
HTRDY#
N24
3
HDRDY#
M28
3
HDEFER#
N28
3
HHITM#
N27
3
HHIT#
P27
3
HLOCK#
HBR0#
M23
3
HBR0#
N25
3
HBNR#
P28
3
HBPRI#
M26
3
HDBSY#
HRS#0
N23
B
HRS#[0..2]
HRS#1
P26
3
HRS#[0..2]
HRS#2
M27
F15
3,4
HCPURST#
1
2
J11
9,18
PWROK
R68
0
Maximum length less than 0.5" from pin to
voltage divider.
+VCCP
+VCCP
(1.05V)
R86
49.9
0603
1%
HAVREF
HCCVREF
A
C102
C97
R88
C552
C549
100
0.1U
1U
0.1U
1U
0603
0603
0603
0603
0603
50V
1%
50V
GND
5
4
HD#[0..63]
U504B
HD#[0..63] 3
HD#0
K22
HA[3]#
HD[0]#
HD#1
H27
HA[4]#
HD[1]#
HD#2
K25
HA[5]#
HD[2]#
HD#3
L24
HA[6]#
HD[3]#
HD#4
J27
HA[7]#
HD[4]#
G28
HD#5
HA[8]#
HD[5]#
HD#6
L27
HA[9]#
HD[6]#
HD#7
L23
HA[10]#
HD[7]#
HD#8
L25
HA[11]#
HD[8]#
HD#9
J24
HA[12]#
HD[9]#
HD#10
H25
HA[13]#
HD[10]#
HD#11
K23
HA[14]#
HD[11]#
G27
HD#12
HA[15]#
HD[12]#
HD#13
K26
HA[16]#
HD[13]#
HD#14
J23
HA[17]#
HD[14]#
HD#15
H26
HA[18]#
HD[15]#
HD#16
F25
HA[19]#
HD[16]#
HD#17
F26
HA[20]#
HD[17]#
9
SUSCLK
B27
HD#18
HA[21]#
HD[18]#
H23
HD#19
HA[22]#
HD[19]#
HD#20
E27
HA[23]#
HD[20]#
HD#21
G25
HA[24]#
HD[21]#
HD#22
F28
HA[25]#
HD[22]#
HD#23
D27
HA[26]#
HD[23]#
HD#24
G24
HA[27]#
HD24]#
C28
HD#25
HA[28]#
HD[25]#
HD#26
B26
HA[29]#
HD[26]#
HD#27
G22
HA[30]#
HD[27]#
HD#28
CPU
C26
HA[31]#
HD[28]#
HD#29
E26
HD[29]#
HD#30
G23
HREQ[0]#
HD[30]#
HD#31
B28
HREQ[1]#
HD[31]#
B21
HD#32
HREQ[2]#
HD[32]#
HD#33
G21
HREQ[3]#
HD[33]#
HD#34
C24
HREQ[4]#
HD[34]#
HD#35
C23
HADSTB[0]#
HD[35]#
HD#36
D22
HADSTB[1]#
HD[36]#
HD#37
C25
HD[37]#
E24
HD#38
HD[38]#
D24
HD#39
HXRCOMP
HD[39]#
HD#40
G20
HXSWING
HD[40]#
HD#41
E23
HYRCOMP
HD[41]#
HD#42
B22
HYSWING
HD[42]#
HD#43
B23
HD[43]#
HD#44
F23
HD[44]#
F21
HD#45
HDSTBP[0]#
HD[45]#
HD#46
C20
HDSTBP[1]#
HD[46]#
HD#47
C21
HDSTBP[2]#
HD[47]#
HD#48
G18
HDSTBP[3]#
HD[48]#
HD#49
E19
HD[49]#
HD#50
E20
HDSTBN[0]#
HD[50]#
HD#51
G17
HDSTBN[1]#
HD[51]#
D20
HD#52
HDSTBN[2]#
HD[52]#
HD#53
F19
HDSTBN[3]#
HD[53]#
HD#54
C19
HD[54]#
HD#55
C17
DINV[0]#
HD[55]#
HD#56
F17
DINV[1]#
HD[56]#
HD#57
+VCCP
B19
DINV[2]#
HD[57]#
HD#58
G16
DINV[3]#
HD[58]#
E16
HD#59
HD[59]#
HD#60
C16
ADS#
HD[60]#
HD#61
E17
HTRDY#
HD[61]#
HD#62
D16
DRDY#
HD[62]#
HD#63
C18
DEFER#
HD[63]#
HITM#
K21
HIT#
HDVREF[0]
J21
HLOCK#
HDVREF[1]
J17
BREQ0#
HDVREF[2]
C60
C67
C65
BNR#
0.1U
0.1U
1U
BPRI#
0603
0603
0603
DBSY#
HAVREF
50V
50V
Y22
RS[0]#
HAVREF
Y28
HCCVREF
RS[1]#
HCCVREF
RS[2]#
CPURST#
PWROK
855GM/GME
BGA707_25
Less than 0.5"
+VCCP
R580
R526
49.9
301
0603
0603
1%
HXSWING
HYSWING
R581
C518
R525
100
150
0.1U
0603
0603
0603
1%
50V
GND
GND
4
3
ADD ID : 0x7Fh
+1.5V
R541
1
2
R561
1
8.2K/NA
2
R554
1
8.2K/NA
2
R556
8.2K/NA
1
2
R538
8.2K/NA
1
2
R533
8.2K/NA
1
2
R548
1
8.2K/NA
2
R530
1
8.2K/NA
2
8.2K/NA
R531
1
2
R549
330/NA
1
2
+1.5V
R534
1
330/NA
2
R539
1
330/NA
2
R557
1
330/NA
2
R555
1
330/NA
2
R562
330/NA
1
2
R542
330/NA
1
2
R520
1K
0603
1K
0603
9
AGPBUSY#
GND
1%
4
HCLK_MCH
4
HCLK_MCH#
3,9
HDPSLP#
3
HDPWR#
4
48M_DREFCLK
D
Q508
G
S
2N7002
14
TXOUT0-
14
TXOUT1-
14
TXOUT2-
14
TXOUT0+
14
TXOUT1+
14
TXOUT2+
GND
1
2
R519
0/NA
Place near to GMCH.
DVOVREF
14
TXCLKOUT0-
C522
14
TXCLKOUT0+
0.1U
0603
50V
DDR_EXTTS#
GND
4
66M_MCH
8
DVOVREF
HUB_HI[0..10]
10
HUB_HI[0..10]
HUB_HI0
HUB_HI1
HUB_HI2
HUB_HI3
HUB_HI4
HUB_HI5
HUB_HI6
HUB_HI7
HUB_HI8
HUB_HI9
HUB_HI10
10
HUB_STB
10
HUB_STB#
R74
Maximum length less than
HUB_MCH_VREF
49.9
HUB_RCOMP
0.5" from pin to voltage
0603
1%
divider.
9
MCH_PCIRST#
REFSET
R67
100
14
CRT_DDDA
0603
14
CRT_DDCK
1%
1
+3V
R521 10K
1
R522 10K
GND
14
CRT_R
14
CRT_G
14
CRT_B
GND
14
CRT_HSYNC
14
CRT_VSYNC
Non SSC
1
2
4
66M_DEFSSCLK
R524 0
W/
SSC
+1.35V
R584
287
0603
+VCCP
1%
1/10W
HUB_MCH_VREF
R563
R586
C551
C550
301
100
0.1U
0.01U
0603
0603
0603
0603
1%
50V
C530
R558
GND
150
0.1U
0603
0603
50V
+1.35V
R576
GND
HUB_RCOMP
1
2
37.4
0603
1%
3
2
+3V
U504A
E5
P3
ADDID[0]
DVOBCLK
R46
F5
P4
ADDID[1]
DVOBCLK#
E3
ADDID[2]
10K
E2
R3
ADDID[3]
DVOBD[0]
G5
R5
ADDID[4]
DVOBD[1]
F4
R6
ADDID[5]
DVOBD[2]
G6
R4
ADDID[6]
DVOBD[3]
DDR_EXTTS#
F6
P6
1
ADDID[7]
DVOBD[4]
P5
DVOBD[5]
F7
N5
AGPBUSY#
DVOBD[6]
AE29
P2
BCLK
DVOBD[7]
AD29
N2
BCLK#
DVOBD[8]
D5
N3
DPMS
DVOBD[9]
100K
0402
Y23
M1
DPSLP#
DVOBD[10]
R54
5%
AA22
M5
1
2
DPWR#
DVOBD[11]
B7
DREFCLK
M3
DVOBCCLKINT
POUT/DET# 8
G2
DVOBCINTR#
DVOBCINTR# 8
G14
M2
1
2
IYAM[0]
DVOBFLDSTL
GND
E15
L2
R571
IYAM[1]
DVOBBLANK#
100K
C15
IYAM[2]
0603
C13
T6
IYAM[3]
DVOBHSYNC
F14
T5
IYAP[0]
DVOBVSYNC
E14
IYAP[1]
C14
LVDS
IYAP[2]
B13
J3
IYAP[3]
DVOCCLK
DVOCCLK 8
H12
J2
IYBM[0]
DVOCCLK#
DVOCCLK# 8
E12
IYBM[1]
DVOCD0
C12
K5
IYBM[2]
DVOCD[0]
DVOCD1
DVOCD[0..11]
G11
K1
IYBM[3]
DVOCD[1]
DVOCD2
G12
K3
IYBP[0]
DVOCD[2]
DVOCD3
E11
K2
IYBP[1]
DVOCD[3]
C11
DVO
J6
DVOCD4
IYBP[2]
DVOCD[4]
DVOCD5
G10
J5
IYBP[3]
DVOCD[5]
DVOCD6
H2
DVOCD[6]
DVOCD7
D14
H1
ICLKAM
DVOCD[7]
DVOCD8
E13
H3
ICLKAP
DVOCD[8]
DVOCD9
E10
H4
ICLKBM
DVOCD[9]
F10
H6
DVOCD10
ICLKBP
DVOCD[10]
G3
DVOCD11
DVOCD[11]
D6
EXTTS_0
33/NA
Y3
L7
1
2
GCLKIN
DVODETECT
DVORCOMP
F1
D1
R70
1
2
GVREF
DVORCOMP
H5
R50
40.2
DVOCFLDSTL
L3
1
2
DVOCBLANK#
R5680/NA
U7
K6
HL[0]
DVOCHSYNC
DVOCHSYNC
U4
L5
DVOCVSYNC
HL[1]
DVOCVSYNC
U3
HL[2]
V3
R45
10K/NA
HL[3]
W2
H9
1
2
HL[4]
LCLKCTLA
+3V
W6
C6
1
2
HL[5]
LCLKCTLB
V6
HUB
R47
10K/NA
HL[6]
R523
W7
A10
1
2
GND
HL[7]
LIBG
1.5K
T3
HL[8]
V5
HL[9]
V4
P7
1
2
HL[10]
MDDCCLK
+1.5V
T7
1
R83
10K
2
MDDCDATA
W3
N7
R85
1
10K
2
HLSTB
MDVICLK
+1.5V
V2
M6
R81
1
10K
2
HLSTB#
MDVIDATA
R75
10K
K7
MI2CCLK 8
MI2CCLK
W1
N6
MI2CDATA 8
HLVREF
MI2CDATA
T2
HLRCOMP
G8
1
2
PANELBKLTCTL
BLADJ
AD28
F8
R53 0/NA
RSTIN#
PANELBKLTEN
ENBL
E8
A5
REFSET
PANELVDDEN
FPVCC
MCH_PSWING
U2
PSWING
RCVENIN#
G9
AC16
1
2
DDCADATA
RCVENIN#
RCVENOUT#
B6
AC15
R95
0/NA
DDCACLK
RCVENOUT#
2
B4
DDCPCLK
2
C5
DDCPDATA
A7
AJ29
RED
NC_0
A8
AH29
RED#
NC_1
C8
B29
GEEN
NC_2
D8
A29
GREEN#
NC_3
C9
CRT
AJ28
BLUE
NC_4
D9
A28
BLUE#
NC_5
AA9
NC_6
AJ4
NC_7
H10
AJ2
HSYNC
NC_8
J9
A2
VSYNC
NC_9
AH1
NC_10
B17
B1
DREFSSCLK
NC_11
855GM/GME
BGA707_25
+1.35V
R577
68.1
0603
REFSET
1
MCH_PSWING
R578
C546
C545
0.1U
1U
100
0603
0603
0603
50V
1%
GND
Title
Montara_GME CPU_LVDS_DVO_HUB_CRT(1)
Size
Document
C
411682810001
Number
Date:
Thursday, February 05, 2004
2
1
D
R260
2
STOP_CPU# 3,4,9,29
0
0603
GND
DVOCD[0..11]
8
C
DVORCOMP
10/20 : WIDTH/SPACE
GND
DVOCFLDSTL 8
8
R61
8
100K
0603
GND
18,20
20
14
B
R44
2
127
0603
1%
GND
A
Rev
01
Sheet
5
of
29
1

Advertisement

Table of Contents
loading

Table of Contents