DFI WB72-SC User Manual page 58

Rev. a+ system board
Hide thumbs Also See for WB72-SC:
Table of Contents

Advertisement

3
Award BIOS Setup Utility
CAS Latency Time
This field is used to select the local memory clock periods.
Active to Precharge Delay
The options are 5, 6 and 7.
DRAM Data Integrity Mode
If you are using DIMMs that support the ECC (Error Checking and
Correction) function, set this field to ECC. It will allow the system to
recover from memory failure. It detects single-bit and multiple-bit errors,
then automatically corrects single-bit error.
Memory Frequency For
This field is used to select the memory clock speed of the DIMM.
System BIOS Cacheable
When this field is enabled, accesses to the system BIOS ROM
addressed at F0000H-FFFFFH are cached, provided that the cache
controller is enabled. The larger the range of the Cache RAM, the
higher the efficiency of the system.
Video BIOS Cacheable
As with caching the system BIOS, enabling the Video BIOS cache will
allow access to video BIOS addresssed at C0000H to C7FFFH to
be cached, if the cache controller is also enabled. The larger the range
of the Cache RAM, the faster the video performance.
Video RAM Cacheable
When enabled, it allows the video RAM to be cacheable thus providing
better video performance. If your graphics card does not support this
function, leave this field in its default setting - Disabled.
Delayed Transaction
When enabled, this function frees up the PCI bus for other PCI
masters during the PCI-to-ISA transactions. This allows PCI and ISA
buses to be used more efficiently and prevents degradation of
performance on the PCI bus when ISA accesses are made.
6 3

Advertisement

Table of Contents
loading

Table of Contents