Voltage And Current Specifications For The Dual-Core, Low-Voltage Sff Processor - Intel P8700 - Core 2 Duo Processor Datasheet

Core 2 duo mobile processor, intel core 2 solo mobile processor and intel core 2 extreme mobile processor on 45-nm process, platforms based on mobile intel 4 series express chipset family
Hide thumbs Also See for P8700 - Core 2 Duo Processor:
Table of Contents

Advertisement

that this differs from the VID employed by the processor during a power management event (Intel Thermal
Monitor 2, Enhanced Intel SpeedStep Technology, or Enhanced Halt State).
2.
The voltage specifications are assumed to be measured across V
a 100-MHz bandwidth oscilloscope, 1.5-pF maximum probe capacitance, and 1-MΩ minimum impedance.
The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from
the system is not coupled in the scope probe.
3.
Specified at 105 °C T
4.
Specified at the nominal V
5.
Measured at the bulk capacitors on the motherboard.
6.
V
tolerance shown in
CC,BOOT
7.
Based on simulations and averaged over the duration of any change in current. Specified by design/
characterization at nominal V
8.
This is a power-up peak current specification that is applicable when V
9.
This is a steady-state I
10.
Processor I
requirements in Intel Dynamic Acceleration Technology mode are lesser than I
CC
11.
The maximum delta between Intel Enhanced Deeper Sleep and LFM on the processor will be lesser than or
equal to 300 mV.
12.
Instantaneous current I
current will be less than maximum specified I
current levels described herein.
Table 10.
Voltage and Current Specifications for the Dual-Core, Low-Voltage SFF
Processor
Symbol
V
in Enhanced Intel® Dynamic Acceleration
CC
V
CCDAM
Technology Mode
V
V
at Highest Frequency Mode (HFM)
CCHFM
CC
V
V
at Lowest Frequency Mode (LFM)
CCLFM
CC
V
V
at Super Low Frequency Mode (Super LFM)
CCSLFM
CC
V
Default V
Voltage for Initial Power Up
CC,BOOT
CC
V
AGTL+ Termination Voltage
CCP
V
PLL Supply Voltage
CCA
V
V
at Deeper Sleep
CCDPRSLP
CC
V
V
at Intel® Enhanced Deeper Sleep State
DC4
CC
V
V
at Deep Power Down Technology State (C6)
CCDPPWDN
CC
I
I
for Processors Recommended Design Target
CCDES
CC
Processor
Number
SL9600
I
SL9400
CC
SL9300
I
Auto-Halt & Stop-Grant
CC
I
AH,
HFM
I
SGNT
SuperLFM
I
Sleep
CC
I
HFM
SLP
SuperLFM
38
.
J
.
CC
Figure 7
and
Figure
. Not 100% tested.
CC
current specification that is applicable when both V
CC
of 44 A has to be sustained for short time (t
CC_CORE_INST
CCDES
Parameter
Core Frequency/Voltage
2.13 GHz & V
CCHFM
1.86 GHz & V
CCHFM
1.6 GHz & V
CCHFM
1.6 GHz & V
CCLFM
0.8 GHz & V
CCSLFM
and V
CC_SENSE
8.
is high and V
CCP
. VR OCP threshold should be high enough to support
Min
Typ
0.9
0.9
0.85
0.75
1.20
1.00
1.05
1.425
1.5
0.65
0.6
0.35
Electrical Specifications
pins at socket with
SS_SENSE
is low.
CC_CORE
and V
are high.
CCP
CC_CORE
in HFM
CC
) of 35 µs. Average
INST
Max
Unit
Notes
1.25
V
1, 2
1.175
V
1, 2
1.025
V
1, 2
0.95
V
1, 2
V
2, 6, 8
1.10
V
1.575
V
0.85
V
1, 2
0.85
V
1, 2
0.7
V
1, 2
27
A
5
27
27
27
A
3, 4, 12
25.5
15
12.3
A
3, 4, 12
8.2
11.8
A
3, 4, 12
8.0
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents