Intel PENTIUM P6000 - SPECIFICATION UPDATE 2010 Specification page 13

Mobile processor series
Hide thumbs Also See for INTEL PENTIUM P6000 - SPECIFICATION UPDATE 2010:
Table of Contents

Advertisement

Summary Tables of Changes
Errata (Sheet 4 of 4)
Steppings
Number
C-2
BG63
X
BG64
X
BG65
X
BG66
X
BG67
X
BG68
X
BG69
X
BG70
X
BG71
X
BG72
X
BG73
X
BG74
X
BG75
X
BG76
X
BG77
X
BG78
X
BG79
X
BG80
X
Specification Update
Status
K-0
MSR_TURBO_RATIO_LIMIT MSR May Return Intel® Turbo
X
No Fix
Boost Technology Core Ratio Multipliers for Non-Existent
Core Configurations
PCI Express* x16 Port Logs Bad TLP Correctable Error When
X
No Fix
Receiving a Duplicate TLP
X
No Fix
PCI Express x16 Root Port Incorrectly NAK's a Nullified TLP
PCI Express Graphics x16 Receiver Error Reported When
X
No Fix
Receiver with L0s Enabled and Link Retrain Performed
Internal Parity Error May Be Incorrectly Signaled during
Fixed
Deep Power Down Technology (code name C6 state) Exit
PMIs during Core Deep Power Down Technology (code name
X
No Fix
C6 state) Transitions May Cause the System to Hang
2-MB Page Split Lock Accesses Combined with Complex
X
No Fix
Internal Events May Cause Unpredictable System Behavior
Extra APIC Timer Interrupt May Occur during a Write to the
X
No Fix
Divide Configuration Register
8259 Virtual Wire B Mode Interrupt May Be Dropped When it
Fixed
Collides With Interrupt Acknowledge Cycle From the
Preceding Interrupt
CPUID Incorrectly Reports a C-State as Available When this
Fixed
State is Unsupported
The Combination of a Page-Split Lock Access and Data
X
No Fix
Accesses That Are Split across Cacheline Boundaries May
Lead to Processor Livelock
Processor Hangs on Package Deep Power Down technology
Fixed
(code named Deep Power Down Technology (code name C6)
State Exit
X
No Fix
A Synchronous SMI May Be Delayed
FP Data Operand Pointer May Be Incorrectly Calculated After
an FP Access Which Wraps a 4-Gbyte Boundary in Code That
Uses 32-Bit Address Size in 64-bit ModeFP Data Operand
X
No Fix
Pointer May Be Incorrectly Calculated After an FP Access
Which Wraps a 4-Gbyte Boundary in Code That Uses 32-Bit
Address Size in 64-bit Mode
X
No Fix
PCI Express Cards May Not Train to x16 Link Width
The APIC Timer Current Count Register May Prematurely
X
No Fix
Read 0x0 While the Timer Is Still Running
X
No Fix
CKE May go Low Within tRFC(min) After a PD Exit
Under Certain Low Temperature Conditions, Some Uncore
X
No Fix
Performance Monitoring Events May Report Incorrect Results
ERRATA
13

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pentium u5000

Table of Contents