Pin Description - Advantech IDK-1115WP-45FHA2 User Manual

15.6” fhd industrial display kit with projected capacitive touch solution
Table of Contents

Advertisement

2.8

Pin Description

Table 2.2: Pin Assignment
Pin
Name
1
LED _Vcc
2
LED _Vcc
3
LED _Vcc
4
LED _Vcc
5
GND
6
GND
7
GND
8
GND
9
LED_EN
10
LED_PWM
11
LCD_VCC
12
LCD_VCC
13
LCD_VCC
14
NC
15
NC
16
NC
17
LCD GND
18
RXO0-
19
RXO0+
20
RXO1-
21
RXO1+
22
RXO2-
23
RXO2+
24
LCD GND
25
RXOC-
26
RXOC+
27
LCD GND
28
RXO3-
29
RXO3+
30
RXE0-
31
RXE0+
32
RXE1-
33
RXE1+
34
LCD GND
35
RXE2-
36
RXE2+
37
RXEC-
38
RXEC+
39
RXE3-
40
RXE3+
IDK-1115WP-45FHA2 User Manual
Description
+12V Vi power supply
+12V Vi power supply
+12V Vi power supply
+12V Vi power supply
Ground
Ground
Ground
Ground
Enable pin
Backlight Adjust
LCD logic and driver power 3.3V
LCD logic and driver power 3.3V
LCD logic and driver power 3.3V
No connection, this pin should be open
No connection, this pin should be open
No connection, this pin should be open
LCD logic and driver ground
Negative LVDS differential data input. Channel O0 (odd)
Positive LVDS differential data input. Channel O0 (odd)
Negative LVDS differential data input. Channel O1 (odd)
Positive LVDS differential data input. Channel O1 (odd)
Negative LVDS differential data input. Channel O2 (odd)
Positive LVDS differential data input. Channel O2 (odd)
LCD logic and driver ground
Negative LVDS differential clock input. (odd)
Positive LVDS differential clock input. (odd)
LCD logic and driver ground
Negative LVDS differential data input. Channel O3(odd)
Positive LVDS differential data input. Channel O3 (odd)
Negative LVDS differential data input. Channel E0 (even)
Positive LVDS differential data input. Channel E0 (even)
Negative LVDS differential data input. Channel E1 (even)
Positive LVDS differential data input. Channel E1 (even)
LCD logic and driver ground
Negative LVDS differential data input. Channel E2 (even)
Positive LVDS differential data input. Channel E2 (even)
Negative LVDS differential clock input. (even)
Positive LVDS differential clock input. (even)
Negative LVDS differential data input. Channel E3 (even)
Positive LVDS differential data input. Channel E3 (even)
16

Advertisement

Table of Contents
loading

Table of Contents