Figure 3-17. Connection Diagram For A 3-Wire Rtd Using Two Idacs And A Low-Side R - Texas Instruments ADS1x48EVM User Manual

Evaluation modul
Table of Contents

Advertisement

www.ti.com
3.5.3.5 Connecting a 3-Wire RTD Using Two IDACs and a Low-Side R
Figure 3-17
shows how to connect a 3-wire RTD using two IDACs and a low-side R

Figure 3-17. Connection Diagram for a 3-Wire RTD Using Two IDACs and a Low-Side R

Figure 3-17
also shows that for this RTD configuration, the RTD is connected to REFP1, RTD_A, and RTD_B.
Additionally, jumpers JP3 and JP4 are connected whereas jumpers JP5 and JP6 are disconnected. Finally, the
IEXC1 and IEXC2 current sources are enabled and the measurement is taken between AIN3 and AIN2.
3-5
summarizes the necessary connections and ADC configuration settings.
SBAU378A – SEPTEMBER 2021 – REVISED JANUARY 2022
Submit Document Feedback
JP6
REFP1
REFN1
JP3
RTD_A
RTD_B
JP4
RTD_C
JP5
Copyright © 2022 Texas Instruments Incorporated
to J6 on the ADS1x48EVM
REF
configuration to J6.
REF
IDA C
AIN1
REFP1
REFN1
AIN0
IEXC2
IEXC2
AIN2
AIN3
IEXC1
ADS1x48EVM Evaluation Module
ADS1x48EVM Overview
REF
Table
23

Advertisement

Table of Contents
loading

Table of Contents