Appendix A. Schematic Diagrams; Figure A.1. Block Diagram - Lattice Semiconductor MachXO2 Breakout Board User Manual

Table of Contents

Advertisement

Appendix A. Schematic Diagrams

Note: The schematics are drawn using the MachXO2-1200ZE device. Please consult Tables 3 through 6 for -1200 and -7000HE pin name and bank synonyms. Pin
numbers are correct for either device.
5
D
C
USB
CONNECTOR
B
A
5
© 2014-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02051-2.3
4
USB to
JTAG / RS232
Power from USB 5V
4

Figure A.1. Block Diagram

3
2
HEADER
I/Os + I2C
BANK 0
I/Os
FPGA
LCMXO2-7000HE-4TG144C or
LCMXO2-1200ZE-1TG144C
BANK 2
I/Os
HEADER
3
2
MachXO2 Breakout Board Evaluation Kit
Evaluation Board User Guide
1
LEDS(1-8)
I/Os + SPI
RS232
AXELSY
AXELSY
AXELSYS
S S
i i T T T it t t l l l e e e
Lattice MachXO2 1200ZE Breakout Board – Block Diagram
i i S S S iz z z e e e
Document Number
Rev
B B B
LCMXO2-7000HE-B-EVN or LCMXO2-1200ZE-B-EVN
A
D D D at t t e e e : : :
a a
Thursday, Apri
Thursday, April 21, 2011
l 21, 2011
S S S h h h e e e e e e t t t
1 1 1
f f o o o f
5 5 5
1
25

Advertisement

Table of Contents
loading

Table of Contents