Features; Electrical Performance Specifications; Table 2-1. Tps546B24Aevm-2Ph Electrical Performance - Texas Instruments TPS546B24AEVM-2PH User Manual

www.ti.com

1.3 Features

This EVM has the following features:
• Regulated 0.8-V output up to 40-A
• The output voltage is marginable and trimmable using the PMBus interface
– Programmable UVLO, soft-start, and enable via the PMBus interface
– Programmable overcurrent warning and fault limits and programmable response to faults through the
PMBus interface
– Programmable overvoltage and undervoltage warning and fault limits and programmable response to
faults through the PMBus interface
– Programmable turn-on and turn-off delays
• Convenient test points for probing critical waveforms

2 Electrical Performance Specifications

Table 2-1 lists the electrical performance specifications in room temperature (20 to 25°C). Characteristics are
given for an input voltage of V
Table 2-1. TPS546B24AEVM-2PH Electrical Performance Specifications
Parameter
Input Characteristics
Input voltage range, V
IN
Full load input current
Full load input current
No load input current
Enable switching threshold
Disable switching threshold
Output Characteristics
Output voltage, V
OUT
Output load current, I
OUT
Output voltage regulation
Output voltage ripple
Output voltage undershoot
Output voltage overshoot
Output overcurrent fault threshold
Systems Characteristics
Switching frequency
(1)
Full load efficiency, V
OUT
Operating case temperature
Loop bandwidth
Phase margin
PMBus Interface and Pin-Strapping
U1_P1 PMBus address
U1_P1 Voltage reference
U1_P1 Soft-start time (TON_RISE) Default setting of TON_RISE programmed by MSEL2
(1) The efficiency is measured using the test points listed in
traces.
SLUUC48A – FEBRUARY 2020 – REVISED FEBRUARY 2022
Submit Document Feedback
steady-state output current
DC
= 12 V, unless otherwise specified.
IN
Test Conditions
I = 40 A
OUT
V = 5 V, I = 40 A
IN OUT
I = 0 A, switching enabled
OUT
Set by default resistor divider, JP2_P1 and JP2_P2 pins
3 and 4 shorted
Set by default resistor divider, JP2_P1 and JP2_P2 pins
3 and 4 shorted
Line regulation: V = 5 V to 18 V
IN
Load regulation: I = 0 A to 40 A
OUT
I = 40 A
OUT
I = 10-A to 30-A step at 10 A/µs
OUT
I = 30-A to 10-A step at 10 A/µs
OUT
Phase current limit setting of U1_P1 programmed by
MSEL2
Phase current limit setting of U1_P2 programmed by
MSEL2
Programmed by MSEL1
I = 40 A
OUT
I = 40 A, 10 minute soak
OUT
I = 20 A
OUT
Programmed by NVM and ADRSEL
Default setting of VOUT_COMMAND programmed by
VSEL
Table 6-2
Copyright © 2022 Texas Instruments Incorporated
MIN
5
0
to minimize the effect of DC drops caused by on-board copper
TPS546B24A 2-Phase SWIFT™ Step-Down Converter Evaluation Module
Description
TYP MAX Unit
12 18 V
3.1 A
7.3 A
100 mA
5.26 V
4.75 V
0.8 V
40 A
0.1%
0.1%
9 mVpp
100 mV
100 mV
26 A
26 A
550 kHz
86.8%
50 °C
60 kHz
56 °
36 Decimal
800 mV
3 ms
5
User's Guide