Xilinx KCU1250 User Manual page 6

• Samtec BullsEye connector pads for the FPGA GTH transceivers and reference clocks
• General purpose DIP switches, LEDs, pushbuttons, and test I/O
• Three VITA 57.1 FPGA mezzanine card (FMC) high pin count (HPC) connectors
• USB to dual-UART bridge
• I2C bus
• PMBus connectivity to the boards digital power supplies
• Active cooling for the FPGA
The KCU1250 board block diagram is shown in
X-Ref Target - Figure 1-1
KCU1250 User Guide
UG1057 (v1.0) December 19, 2014
Figure 1-1: KCU1250 Board Block Diagram
www.xilinx.com
Chapter 1: KCU1250 Board Features and Operation
Figure 1-1.
6
Send Feedback