Xilinx KCU1250 User Manual page 51

set_property IOSTANDARD
set_property PACKAGE_PIN H21
set_property IOSTANDARD
set_property PACKAGE_PIN G21
set_property IOSTANDARD
set_property PACKAGE_PIN G22
set_property IOSTANDARD
set_property PACKAGE_PIN F22
set_property IOSTANDARD
set_property PACKAGE_PIN G20
set_property IOSTANDARD
set_property PACKAGE_PIN F20
set_property IOSTANDARD
set_property PACKAGE_PIN F23
set_property IOSTANDARD
set_property PACKAGE_PIN F24
set_property IOSTANDARD
set_property PACKAGE_PIN E20
set_property IOSTANDARD
set_property PACKAGE_PIN E21
set_property IOSTANDARD
set_property PACKAGE_PIN G24
set_property IOSTANDARD
set_property PACKAGE_PIN F25
set_property IOSTANDARD
set_property PACKAGE_PIN D20
set_property IOSTANDARD
set_property PACKAGE_PIN D21
set_property IOSTANDARD
set_property PACKAGE_PIN B20
set_property IOSTANDARD
set_property PACKAGE_PIN A20
set_property IOSTANDARD
set_property PACKAGE_PIN C21
set_property IOSTANDARD
set_property PACKAGE_PIN C22
set_property IOSTANDARD
set_property PACKAGE_PIN B21
set_property IOSTANDARD
set_property PACKAGE_PIN B22
set_property IOSTANDARD
set_property PACKAGE_PIN B24
set_property IOSTANDARD
set_property PACKAGE_PIN A24
set_property IOSTANDARD
set_property PACKAGE_PIN C26
set_property IOSTANDARD
set_property PACKAGE_PIN B26
set_property IOSTANDARD
set_property PACKAGE_PIN B25
set_property IOSTANDARD
set_property PACKAGE_PIN A25
set_property IOSTANDARD
set_property PACKAGE_PIN E26
set_property IOSTANDARD
set_property PACKAGE_PIN D26
set_property IOSTANDARD
set_property PACKAGE_PIN A27
set_property IOSTANDARD
KCU1250 User Guide
UG1057 (v1.0) December 19, 2014
Appendix Appendix C: Master Constraints File Listing
LVCMOS18 [get_ports "FMC1_LA17_CC_N"]
[get_ports "FMC1_LA18_CC_P"]
LVCMOS18 [get_ports "FMC1_LA18_CC_P"]
[get_ports "FMC1_LA18_CC_N"]
LVCMOS18 [get_ports "FMC1_LA18_CC_N"]
[get_ports "FMC1_LA19P"]
LVCMOS18 [get_ports "FMC1_LA19P"]
[get_ports "FMC1_LA19N"]
LVCMOS18 [get_ports "FMC1_LA19N"]
[get_ports "FMC1_LA20P"]
LVCMOS18 [get_ports "FMC1_LA20P"]
[get_ports "FMC1_LA20N"]
LVCMOS18 [get_ports "FMC1_LA20N"]
[get_ports "FMC1_LA21P"]
LVCMOS18 [get_ports "FMC1_LA21P"]
[get_ports "FMC1_LA21N"]
LVCMOS18 [get_ports "FMC1_LA21N"]
[get_ports "FMC1_LA22P"]
LVCMOS18 [get_ports "FMC1_LA22P"]
[get_ports "FMC1_LA22N"]
LVCMOS18 [get_ports "FMC1_LA22N"]
[get_ports "FMC1_LA23P"]
LVCMOS18 [get_ports "FMC1_LA23P"]
[get_ports "FMC1_LA23N"]
LVCMOS18 [get_ports "FMC1_LA23N"]
[get_ports "FMC1_LA24P"]
LVCMOS18 [get_ports "FMC1_LA24P"]
[get_ports "FMC1_LA24N"]
LVCMOS18 [get_ports "FMC1_LA24N"]
[get_ports "FMC1_LA25P"]
LVCMOS18 [get_ports "FMC1_LA25P"]
[get_ports "FMC1_LA25N"]
LVCMOS18 [get_ports "FMC1_LA25N"]
[get_ports "FMC1_LA26P"]
LVCMOS18 [get_ports "FMC1_LA26P"]
[get_ports "FMC1_LA26N"]
LVCMOS18 [get_ports "FMC1_LA26N"]
[get_ports "FMC1_LA27P"]
LVCMOS18 [get_ports "FMC1_LA27P"]
[get_ports "FMC1_LA27N"]
LVCMOS18 [get_ports "FMC1_LA27N"]
[get_ports "FMC1_LA28P"]
LVCMOS18 [get_ports "FMC1_LA28P"]
[get_ports "FMC1_LA28N"]
LVCMOS18 [get_ports "FMC1_LA28N"]
[get_ports "FMC1_LA29P"]
LVCMOS18 [get_ports "FMC1_LA29P"]
[get_ports "FMC1_LA29N"]
LVCMOS18 [get_ports "FMC1_LA29N"]
[get_ports "FMC1_LA30P"]
LVCMOS18 [get_ports "FMC1_LA30P"]
[get_ports "FMC1_LA30N"]
LVCMOS18 [get_ports "FMC1_LA30N"]
[get_ports "FMC1_LA31P"]
LVCMOS18 [get_ports "FMC1_LA31P"]
[get_ports "FMC1_LA31N"]
LVCMOS18 [get_ports "FMC1_LA31N"]
[get_ports "FMC1_LA32P"]
LVCMOS18 [get_ports "FMC1_LA32P"]
www.xilinx.com 51
Send Feedback