Xilinx KCU1250 User Manual page 59

set_property IOSTANDARD
set_property PACKAGE_PIN Y26
set_property IOSTANDARD
set_property PACKAGE_PIN Y27
set_property IOSTANDARD
set_property PACKAGE_PIN AF29
set_property IOSTANDARD
set_property PACKAGE_PIN AG29
set_property IOSTANDARD
set_property PACKAGE_PIN AC28
set_property IOSTANDARD
set_property PACKAGE_PIN AD28
set_property IOSTANDARD
set_property PACKAGE_PIN AE28
set_property IOSTANDARD
set_property PACKAGE_PIN AF28
set_property IOSTANDARD
set_property PACKAGE_PIN AE27
set_property IOSTANDARD
set_property PACKAGE_PIN AF27
set_property IOSTANDARD
#SuperClock2_MODULE
set_property PACKAGE_PIN AL24
set_property IOSTANDARD
set_property PACKAGE_PIN AP21
set_property IOSTANDARD
set_property PACKAGE_PIN AM24
set_property IOSTANDARD
set_property PACKAGE_PIN AN24
set_property IOSTANDARD
set_property PACKAGE_PIN AM22
set_property IOSTANDARD
set_property PACKAGE_PIN AN22
set_property IOSTANDARD
set_property PACKAGE_PIN AM21
set_property IOSTANDARD
set_property PACKAGE_PIN AN21
set_property IOSTANDARD
set_property PACKAGE_PIN AN23
set_property IOSTANDARD
set_property PACKAGE_PIN AP23
set_property IOSTANDARD
set_property PACKAGE_PIN AP24
set_property IOSTANDARD
set_property PACKAGE_PIN AP25
set_property IOSTANDARD
set_property PACKAGE_PIN AP20
set_property IOSTANDARD
set_property PACKAGE_PIN U34
set_property IOSTANDARD
set_property PACKAGE_PIN V34
set_property IOSTANDARD
set_property PACKAGE_PIN J8
set_property IOSTANDARD
set_property PACKAGE_PIN H8
set_property IOSTANDARD
set_property PACKAGE_PIN AK22
set_property IOSTANDARD
KCU1250 User Guide
UG1057 (v1.0) December 19, 2014
Appendix Appendix C: Master Constraints File Listing
LVCMOS18 [get_ports "FMC3_HA05N"]
[get_ports "FMC3_HA06P"]
LVCMOS18 [get_ports "FMC3_HA06P"]
[get_ports "FMC3_HA06N"]
LVCMOS18 [get_ports "FMC3_HA06N"]
[get_ports "FMC3_HA07P"]
LVCMOS18 [get_ports "FMC3_HA07P"]
[get_ports "FMC3_HA07N"]
LVCMOS18 [get_ports "FMC3_HA07N"]
[get_ports "FMC3_HA08P"]
LVCMOS18 [get_ports "FMC3_HA08P"]
[get_ports "FMC3_HA08N"]
LVCMOS18 [get_ports "FMC3_HA08N"]
[get_ports "FMC3_HA09P"]
LVCMOS18 [get_ports "FMC3_HA09P"]
[get_ports "FMC3_HA09N"]
LVCMOS18 [get_ports "FMC3_HA09N"]
[get_ports "FMC3_HA10P"]
LVCMOS18 [get_ports "FMC3_HA10P"]
[get_ports "FMC3_HA10N"]
LVCMOS18 [get_ports "FMC3_HA10N"]
[get_ports "CM_RST"]
LVCMOS18 [get_ports "CM_RST"]
[get_ports "CM_C1B"]
LVCMOS18 [get_ports "CM_C1B"]
[get_ports "CM_C2B"]
LVCMOS18 [get_ports "CM_C2B"]
[get_ports "CM_C3B"]
LVCMOS18 [get_ports "CM_C3B"]
[get_ports "CM_C1A"]
LVCMOS18 [get_ports "CM_C1A"]
[get_ports "CM_C2A"]
LVCMOS18 [get_ports "CM_C2A"]
[get_ports "CM_H_CS0_C3A"]
LVCMOS18 [get_ports "CM_H_CS0_C3A"]
[get_ports "CM_H_CS1_C4A"]
LVCMOS18 [get_ports "CM_H_CS1_C4A"]
[get_ports "CM_H_DEC"]
LVCMOS18 [get_ports "CM_H_DEC"]
[get_ports "CM_H_INC"]
LVCMOS18 [get_ports "CM_H_INC"]
[get_ports "CM_FS_ALIGN"]
LVCMOS18 [get_ports "CM_FS_ALIGN"]
[get_ports "CM_H_LOL"]
LVCMOS18 [get_ports "CM_H_LOL"]
[get_ports "CM_H_INT_ALRM"]
LVCMOS18 [get_ports "CM_H_INT_ALRM"]
[get_ports "CM_LVDS1_P"]
LVCMOS18 [get_ports "CM_LVDS1_P"]
[get_ports "CM_LVDS1_N"]
LVCMOS18 [get_ports "CM_LVDS1_N"]
[get_ports "CM_LVDS2_P"]
LVCMOS18 [get_ports "CM_LVDS2_P"]
[get_ports "CM_LVDS2_N"]
LVCMOS18 [get_ports "CM_LVDS2_N"]
[get_ports "CM_GCLK_P"]
LVCMOS18 [get_ports "CM_GCLK_P"]
www.xilinx.com 59
Send Feedback