Xilinx KCU1250 User Manual page 52

set_property PACKAGE_PIN A28
set_property IOSTANDARD
set_property PACKAGE_PIN D28
set_property IOSTANDARD
set_property PACKAGE_PIN C28
set_property IOSTANDARD
#FMC1 HA
set_property PACKAGE_PIN D24
set_property IOSTANDARD
set_property PACKAGE_PIN C24
set_property IOSTANDARD
set_property PACKAGE_PIN E25
set_property IOSTANDARD
set_property PACKAGE_PIN D25
set_property IOSTANDARD
set_property PACKAGE_PIN D8
set_property IOSTANDARD
set_property PACKAGE_PIN C8
set_property IOSTANDARD
set_property PACKAGE_PIN B9
set_property IOSTANDARD
set_property PACKAGE_PIN A9
set_property IOSTANDARD
set_property PACKAGE_PIN F8
set_property IOSTANDARD
set_property PACKAGE_PIN E8
set_property IOSTANDARD
set_property PACKAGE_PIN B29
set_property IOSTANDARD
set_property PACKAGE_PIN A29
set_property IOSTANDARD
set_property PACKAGE_PIN E28
set_property IOSTANDARD
set_property PACKAGE_PIN D29
set_property IOSTANDARD
set_property PACKAGE_PIN C27
set_property IOSTANDARD
set_property PACKAGE_PIN B27
set_property IOSTANDARD
set_property PACKAGE_PIN F27
set_property IOSTANDARD
set_property PACKAGE_PIN E27
set_property IOSTANDARD
#FMC2
set_property PACKAGE_PIN AM9
set_property IOSTANDARD
set_property PACKAGE_PIN AF9
set_property IOSTANDARD
set_property PACKAGE_PIN AG9
set_property IOSTANDARD
set_property PACKAGE_PIN P24
set_property IOSTANDARD
set_property PACKAGE_PIN P25
set_property IOSTANDARD
KCU1250 User Guide
UG1057 (v1.0) December 19, 2014
Appendix Appendix C: Master Constraints File Listing
[get_ports "FMC1_LA32N"]
LVCMOS18 [get_ports "FMC1_LA32N"]
[get_ports "FMC1_LA33P"]
LVCMOS18 [get_ports "FMC1_LA33P"]
[get_ports "FMC1_LA33N"]
LVCMOS18 [get_ports "FMC1_LA33N"]
[get_ports "FMC1_HA00_CC_P"]
LVCMOS18 [get_ports "FMC1_HA00_CC_P"]
[get_ports "FMC1_HA00_CC_N"]
LVCMOS18 [get_ports "FMC1_HA00_CC_N"]
[get_ports "FMC1_HA01_CC_P"]
LVCMOS18 [get_ports "FMC1_HA01_CC_P"]
[get_ports "FMC1_HA01_CC_N"]
LVCMOS18 [get_ports "FMC1_HA01_CC_N"]
[get_ports "FMC1_HA02P"]
LVCMOS18 [get_ports "FMC1_HA02P"]
[get_ports "FMC1_HA02N"]
LVCMOS18 [get_ports "FMC1_HA02N"]
[get_ports "FMC1_HA03P"]
LVCMOS18 [get_ports "FMC1_HA03P"]
[get_ports "FMC1_HA03N"]
LVCMOS18 [get_ports "FMC1_HA03N"]
[get_ports "FMC1_HA04P"]
LVCMOS18 [get_ports "FMC1_HA04P"]
[get_ports "FMC1_HA04N"]
LVCMOS18 [get_ports "FMC1_HA04N"]
[get_ports "FMC1_HA05P"]
LVCMOS18 [get_ports "FMC1_HA05P"]
[get_ports "FMC1_HA05N"]
LVCMOS18 [get_ports "FMC1_HA05N"]
[get_ports "FMC1_HA06P"]
LVCMOS18 [get_ports "FMC1_HA06P"]
[get_ports "FMC1_HA06N"]
LVCMOS18 [get_ports "FMC1_HA06N"]
[get_ports "FMC1_HA07P"]
LVCMOS18 [get_ports "FMC1_HA07P"]
[get_ports "FMC1_HA07N"]
LVCMOS18 [get_ports "FMC1_HA07N"]
[get_ports "FMC1_HA08P"]
LVCMOS18 [get_ports "FMC1_HA08P"]
[get_ports "FMC1_HA08N"]
LVCMOS18 [get_ports "FMC1_HA08N"]
[get_ports "FMC2_PRSNT_M2C_L"]
LVCMOS18 [get_ports "FMC2_PRSNT_M2C_L"]
[get_ports "FMC2_CLK0_M2C_P"]
LVCMOS18 [get_ports "FMC2_CLK0_M2C_P"]
[get_ports "FMC2_CLK0_M2C_N"]
LVCMOS18 [get_ports "FMC2_CLK0_M2C_N"]
[get_ports "FMC2_CLK1_M2C_P"]
LVCMOS18 [get_ports "FMC2_CLK1_M2C_P"]
[get_ports "FMC2_CLK1_M2C_N"]
LVCMOS18 [get_ports "FMC2_CLK1_M2C_N"]
www.xilinx.com 52
Send Feedback