Figure 20. Stm32H7X7I-Eval Evaluation Board - ST STM32H757I-EVAL User Manual

Evaluation boards with stm32h747xi and stm32h757xi mcus
Table of Contents

Advertisement

Figure 20.
R212
1K5
+3V3
R209
1K5
U_Audio
Audio.SchDoc
I2C1_SCL
SAI1_SCKA
I2C1_SDA
SAI1_FSA
SAI1_SDA
SAI1_SDB
SAI1_MCLKA
DFSDM_CLK
U_MFX
DFSDM_DATA1
MFX.SchDoc
PDM1_CLK1
MFX_IO5
Audio_INT
PDM1_D1
U_LCD Connectors
LCD Connectors.SchDoc
I2C1_SCL
I2C1_SCL
SCLK/MCLK
I2C1_SDA
I2C1_SDA
DSI_CK_P
DSI_CK_N
DSI_D0_P
DSI_D0_N
DSI_D1_P
DSI_D1_N
DSI_RESET
LCD_R[0..7]
LCD_G[0..7]
LCD_B[0..7]
LCD_CLK
LCD_HSYNC
LCD_VSYNC
LCD_ENB
LCD_BL_CTRL
MFX_IO14
TOUCH_INT
EXT_RESET
RESET#
CEC_CLK
U_Ethernet
Ethernet.SchDoc
ETH_MCO
RMII_REF_CLK
RMII_RXD0
RMII_RXD1
RMII_CRS_DV
RMII_TXD0
RMII_TXD1
RMII_TX_EN
ETH_MDC
RESET#
ETH_MDIO
ETH_nINT
U_SD card
SD card.SchDoc
MFX_IO15
MicroSDCard_Detect
SDIO1_CLK
SDIO1_CKIN
SDIO1_CMD
MFX_IO13
SD_LDO_SEL
SDIO1_D0
SDIO1_D1
SDIO1_D2
SDIO1_D3
SDIO1_CDIR
SDIO1_D0DIR
SDIO1_D123DIR
U_Peripherals
Peripherals.SchDoc
MFX_IO0
JOY_SEL
LED1_MIPI
MFX_IO1
JOY_DOWN
LED2_MIPI
MFX_IO2
JOY_LEFT
LED3_MIPI
MFX_IO3
JOY_RIGHT
LED4_MIPI
MFX_IO4
JOY_UP
LED1_RGB
LED3_RGB
MFX_IO10
LED2_RGB
Potentiometer
MFX_IO11
LED4_RGB
TAMPER_KEY
WAKEUP
MFX_WKUP
U_USB_OTG
USB_OTG.SchDoc
MFX_IO9
OTG_FS1_PowerSwitchOn
MFX_IO8
OTG_FS1_OverCurrent
MFX_IO12
USB_RESET
RESET#
U_USB_OTG_FS
USB_OTG_FS.SchDoc
MFX_IO7
OTG_FS2_PowerSwitchOn
MFX_IO6
OTG_FS2_OverCurrent
MFX_IRQOUT
RESET#
STM32H7x7I-EVAL Evaluation board
U_MCU
MCU.SchDoc
I2C1_SCL
A[0..23]
I2C1_SDA
D[0..31]
SDCLK
SDNE1
SAI1_SCKA
SDNRAS
SAI1_FSA
SDNCAS
SAI1_SDA
SDNWE
SAI1_SDB
SDCKE1
SAI1_MCLKA
FMC_NBL0
DFSDM_CLK
FMC_NBL1
DFSDM_DATA1
FMC_NBL2
PDM1_CLK1
FMC_NBL3
PDM1_D1
FMC_NE1
FMC_NE3
FMC_NWE
FMC_NOE
FMC_NWAIT
LRCLK
I2S
500MHz clock
DSI_CK_P
DSI_CK_N
FDCAN1_RX
DSI_D0_P
FDCAN1_TX
DSI_D0_N
FDCAN1_STBY
DSI_D1_P
QSPI_CLK
DSI_D1_N
QSPI_BK1_NCS
DSI_TE
DSI_TE
QSPI_BK1_IO0
DSI_RESET
QSPI_BK1_IO1
LCD_R[0..7]
QSPI_BK1_IO2
LCD_G[0..7]
QSPI_BK1_IO3
LCD_B[0..7]
QSPI_BK2_NCS
10MHz clock
LCD_CLK
QSPI_BK2_IO0
LCD_HSYNC
QSPI_BK2_IO1
LCD_VSYNC
QSPI_BK2_IO2
LCD_ENB
QSPI_BK2_IO3
LCD_BL_CTRL
EXT_RESET
CEC
CEC
PA[0..15]
PB[0..15]
PC[0..15]
PD[0..15]
25MHz clock
MCO
PE[0..15]
RMII_REF_CLK
PF[0..15]
RMII_RXD0
PG[0..15]
RMII_RXD1
PH[0..15]
RMII_CRS_DV
PI[0..15]
RMII_TXD0
PJ[0..15]
RMII_TXD1
PK[0..7]
RMII_TX_EN
PA0_C
ETH_MDC
PA1_C
ETH_MDIO
PC2_C
ETH_nINT
PC3_C
RESET#
Same length
208MHz clock
SDIO1_CLK
SDIO1_CKIN
TDI
SDIO1_CMD
TRST
SDIO1_D0
TMS/SWDIO
SDIO1_D1
TCK/SWCLK
SDIO1_D2
TDO/SWO
SDIO1_D3
TRACE_CK
SDIO1_CDIR
TRACE_D0
SDIO1_D0DIR
TRACE_D1
SDIO1_D123DIR
TRACE_D2
TRACE_D3
TRGIN
TRGOUT
LED1_MIPI
LED2_MIPI
LED3_MIPI
LED4_MIPI
LED1_RGB
LED3_RGB
Potentiometer
TAMPER_KEY
WAKEUP
Bootloader_BOOT0
Same length
Bootloader_RESET
ULPI_D[0..7]
ULPI_D[0..7]
60MHz clock
ULPI_CK
ULPI_CK
ULPI_DIR
ULPI_DIR
ULPI_STP
ULPI_STP
USART1_TX
ULPI_NXT
ULPI_NXT
USART1_RX
USB_FS1_DP
USB_FS1_DP
USB_FS1_DM
USB_FS1_DM
USB_FS1_ID
USB_FS1_ID
USB_FS2_DP
USB_FS2_DP
USB_FS2_DM
USB_FS2_DM
USB_FS2_ID
USB_FS2_ID
EXPANDER_INT
U_Memory
Same length
Memory.SchDoc
A[0..23]
D[0..31]
90MHz clock
SDCLK
SDNE1
SDNRAS
SDNCAS
SDNWE
SDCKE1
FMC_NBL0
FMC_NBL1
FMC_NBL2
FMC_NBL3
FMC_NE1
FMC_NE3
FMC_NWE
FMC_NOE
FMC_NWAIT
U_FDCAN&QSPI
FDCAN&QSPI.SchDoc
FDCAN1_RX
FDCAN1_TX
FDCAN1_STBY
133MHz clock
QSPI_CLK
QSPI_BK1_NCS
QSPI_BK1_IO0
QSPI_BK1_IO1
QSPI_BK1_IO2
QSPI_BK1_IO3
QSPI_BK2_NCS
QSPI_BK2_IO0
QSPI_BK2_IO1
QSPI_BK2_IO2
QSPI_BK2_IO3
Same length
U_ExtensionConnector
ExtensionConnector.SchDoc
PA[0..15]
PB[0..15]
PC[0..15]
PD[0..15]
PE[0..15]
PF[0..15]
PG[0..15]
PH[0..15]
PI[0..15]
PJ[0..15]
PK[0..7]
PA0_C
PA1_C
PC2_C
PC3_C
RESET#
U_JTAG&Trace
JTAG&Trace.SchDoc
U_Power
TDI
Power.SchDoc
TRST
TMS/SWDIO
20MHz clock
TCK/SWCLK
TDO/SWO
84MHz clock
TRACE_CK
TRACE_D0
TRACE_D1
TRACE_D2
TRACE_D3
STLK_VCP_TX
DBGRQ
STLK_VCP_RX
DBGACK
RESET#
GNDDetect
U_ST_LINK_V3
ST_LINK_V3.SCHDOC
R302
0
T_SWDIO
GNDDetect
R301
0
T_SWCLK
R300
0
T_SWO
STLK_VCP_TX
T_NRST
STLK_VCP_RX
U_RS232
RS232.SchDoc
Bootloader_BOOT0
RS232_RX
Bootloader_RESET
RS232_TX
Note:
1. Text in italic placed on a wire doesn't correspond to net name. It just helps to identify rapidly MCU IO related to this wire.
2.R100/R103/R107's pull up power is changed from 3V3 to VDD_IO of U13 from A.1 to B.1
3.CAN_RX is connected to PA11 instead of PA9 and CAN_TX is connected to PA12 instead of PA10 from A.1 to B.1
4.SAI1_MCLKA is connected to PE2 instead of PG7 by default from A.1 to B.1
5.IRDA is removed from A.1 to B.1
6.LEDs' connection are changed, in order to avoid conflict with RGB LCD signals from A.1 to B.1
7.JP2 is moved to FDCAN1_RX, SB50 is moved to FDCAN1_TX from B.1 to C.1
8.Add ETH_nINT from B.1 to C.1
9.USB sequence numbers are swapped to match datasheet from B.1 to C.1
10.Update STLINK version3 from B.1 to C.1
11.VCAPx tied together for both SMPS and LDO mode on MCU from C.1 to D.1
12. U19 ST890 is replaced by STMPS2151STR from C.1 to D.1
13. Add C188 from D.1 to E.1
14. SB52 closed from E.1 to E.2
Title:
MB1246
Project:
STM32H7xxI-EVAL
Size:
A3
Reference:
MB1246
Date:
2/13/2019
JP7
JP8
Revision:
E.2
Sheet:
1
of
17

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32H757I-EVAL and is the answer not in the manual?

This manual is also suitable for:

Stm32h747i-eval

Table of Contents