Table of Contents
Advertisement
Freescale Semiconductor, Inc.
RESET, STOP, MODE SELECT, AND INTERRUPT TIMING
Table 2-7 Reset, Stop, Mode Select, and Interrupt Timing (C
No.
10
Minimum RESET assertion width:
•
PLL disabled
•
PLL enabled
14
Mode Select Setup Time
15
Mode Select Hold Time
16
Minimum Edge-triggered Interrupt Request Assertion
Width
16a Minimum Edge-triggered Interrupt Request
Deassertation Width
18 Delay from IRQA, IRQB, NMI Assertion to GPIO Valid
Caused by First Interrupt Instruction Execution
22
Delay from General Purpose Output Valid to Interrupt
Request Deassertation for Level Sensitive Fast
Interrupts—If Second Interrupt Instruction is:
•
Single Cycle
•
Two Cycles
25
Duration of IRQA Assertion for Recovery from Stop State
27
Duration for Level Sensitive IRQA Assertion to ensure
interrupt service (when exiting "STOP")
•
Stable External Clock, OMR Bit 6 = 1
•
Stable External Clock, PCTL Bit 17 = 1
Note:
1.
This timing requirement is sensitive to the quality of the external PLL capacitor connected to the PCAP
pin. For capacitor values less than or equal to 2 nF, asserting RESET according to this timing requirement
will ensure proper processor initialization for capacitors with a deltaC/C less than 0.5%. (This is typical
for ceramic capacitors.) For capacitor values greater than 2 nF, asserting RESET according to this timing
requirement will ensure proper processor initialization for capacitors with a deltaC/C less than 0.01%.
(This is typical for Teflon, polystyrene, and polypropylene capacitors.) However, capacitors with values
greater than 2 nF with a deltaC/C greater than 0.01% may require longer RESET assertion to ensure
proper initialization.
2.
When using fast interrupts and IRQA and IRQB are defined as level-sensitive, then timing 22 applies to
prevent multiple interrupt service. To avoid these timing restrictions, the Negative Edge-triggered
mode is recommended when using fast interrupts. Long interrupts are recommended when using
Level-sensitive mode.
RESET
MOTOROLA
Characteristics
1
10
Figure 2-2 Reset Timing
DSP56007/D
For More Information On This Product,
Go to: www.freescale.com
RESET, Stop, Mode Select, and Interrupt Timing
= 50 pF + 2 TTL Loads)
L
Min
×
25
T
C
×
2500
ET
C
21
0
13
13
×
12
T
+ T
C
H
2
12
×
6
T
+ T
C
L
12
Specifications
Max
Unit
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
—
ns
T
– 31
ns
L
×
(2
T
) + T
– 31
ns
C
L
—
ns
—
ns
—
ns
V
IHR
AA0251
2-7
Advertisement
Chapters
Table of Contents
