Huawei ES3000 V5 User Manual page 218

ES3000 V5 NVMe PCIe SSD
User Guide
Table B-6 NVMe PCIe PortMultiRecord Area
Byte
00
01
02
03
04
05
06
07
08
Issue 07 (2019-03-19)
Factory Description
Default
0Ch NVMe PCIe Port Record Type ID
82h Bit 7 – end of list; record format version = 2h
0Bh Record Length (RLEN): This field indicates the length of the
MultiRecord Area in bytes.
Impl Spec Record Checksum: This field is used to give the record data a zero
checksum (i.e., the modulo 256 sum of the record data bytes from
byte offset 05 through the end of this record plus this checksum
byte equals zero).
Impl Spec Header Checksum: This field is used to give the record header a
zero checksum (i.e., the modulo 256 sum of the preceding record
bytes starting with the first byte of the header plus this checksum
byte equals zero.
00h NVMe PCIe Port MultiRecord Area Version Number: This field
indicates the version number of this multirecord. This field shall be
set to zero in this version of the specification.
00h PCIe Port Number: This field contains the PCIe port number. This
is the same value as that reported in the Port Number field in the
PCIe Link Capabilities Register.
01h Port Information: This field indicates information about the PCIe
Ports in the device. Bits 7 to 1 are reserved. Bit 0, if set to 1,
indicates that all PCIe ports within the device have the same
capabilities (i.e., the capabilities listed in this structure are
consistent across each PCIe port).
07h PCIe Link Speed: This field indicates a bit vector of link speeds
supported by the PCIe port.
Bit
7:3
2
1
0
Copyright © Huawei Technologies Co., Ltd.
B Out-of-Band Management
Definition
Reserved
Set to 1 if the PCIe link supports 8.0
GT/s. Otherwise cleared to 0.
Set to 1 if the PCIe link supports 5.0
GT/s. Otherwise cleared to 0.
Set to 1 if the PCIe link supports 2.5
GT/s. Otherwise cleared to 0.
208