Mitsubishi Electric MELSEC iQ-R Series User Manual page 150

Profinet io controller module
Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

IO device data exchange management execution completion
■IO device data exchange management execution completion (Un\G17120 to Un\G17127)
The execution request status of the I/O data exchange with each IO device is stored.
The setting of this area is applied to the IO device where I/O data exchange manual start is set in 'IO device data exchange
start method setting area' (Un\G17001 to Un\G17008).
The communication status of each IO device can be checked in 'IO device communication status' (Un\G17153 to
Un\G17160).
• 0: No execution request or execution request cleared
• 1: During execution request
Address
b15
Un\G17120
15
Un\G17127
127
Each number in the table represents an IO device ID. Each bit corresponds to the IO device ID. For IO device IDs, refer to the
following.
Page 82 [General Configuration] tab
PN to CPU handshake flag (data consistency setting input area)
■PN to CPU handshake flag (data consistency setting input area) (Un\G17128 to Un\G17135)
This flag is used when the data consistency function is executed. For details on data consistency function, refer to the
following.
Page 20 Data Consistency Function
Address
b15
Un\G17128
15
Un\G17135
127
Each number in the table represents an IO device ID. Each bit corresponds to the IO device ID. For IO device IDs, refer to the
following.
Page 82 [General Configuration] tab
PN to CPU handshake flag (data consistency setting output area)
■PN to CPU handshake flag (data consistency setting output area) (Un\G17136 to Un\G17143)
This flag is used when the data consistency function is executed. For details on data consistency function, refer to the
following.
Page 20 Data Consistency Function
Address
b15
Un\G17136
15
Un\G17143
127
Each number in the table represents an IO device ID. Each bit corresponds to the IO device ID. For IO device IDs, refer to the
following.
Page 82 [General Configuration] tab
APPX
148
Appendix 2 Buffer Memory
b14
b13
b12
b11
14
13
12
11
126
125
124
123
b14
b13
b12
b11
14
13
12
11
126
125
124
123
b14
b13
b12
b11
14
13
12
11
126
125
124
123
b10
b9
b8
b7
10
9
8
7
122
121
120
119
b10
b9
b8
b7
10
9
8
7
122
121
120
119
b10
b9
b8
b7
10
9
8
7
122
121
120
119
b6
b5
b4
b3
6
5
4
3
118
117
116
115
b6
b5
b4
b3
6
5
4
3
118
117
116
115
b6
b5
b4
b3
6
5
4
3
118
117
116
115
b2
b1
b0
2
1
0
114
113
112
b2
b1
b0
2
1
0
114
113
112
b2
b1
b0
2
1
0
114
113
112

Advertisement

Table of Contents
loading

Table of Contents