Pin Description - Renesas M65881AFP Specification Sheet

Digital amplifier processor of s-master technology
Table of Contents

Advertisement

M65881AFP

PIN DESCRIPTION

Pin No.
Name
1
VddL
2
OUTL1
3
VssL
4
OUTL2
5
XOVdd
6
XfsoOUT
7
XOVss
8
DVdd
9
DVss
10
MCKSEL
11
SCDT
12
SCSHIFT
13
SCLATCH
14
NSPMUTE
15
INIT
16
LRCK
17
BCK
18
DATA
19
BFVdd
20
BFVss
21
XfsiIN
22
FsoCKO
23
FsoI
24
SFLAG
25
TEST2
26
TEST1
27
HPOUTR2
28
HPVssR
29
HPOUTR1
30
HPVddR
31
HPOUTL2
32
HPVssL
33
HPOUTL1
34
HPVddL
35
XVss
36
XfsoIN
37
XVdd
38
VssLR
39
OUTR2
40
VssR
41
OUTR1
42
VddR
page 6 of 23
Rev.1.00 2003.05.08
I/O
Power Supply for Lch PWM Power Stage (3.3V)
O
Lch PWM1 Output for Power Stage
GND for Lch PWM Power Stage
O
Lch PWM2 Output for Power Stage
Power Supply for Secondary Master Clock Buffer ( 3.3V )
O
Buffered Output of Secondary Master Clock (1024/512fso)
GND for Secondary Master Clock Buffer
Power Supply for Digital Block (1.8V)
GND for Digital Block
I
Secondary Master Clock Selector "L":1024fso, "H":512fso
I
Serial Control • Data Input
I
Serial Control • Shift Clock Input
I
Serial Control • Latch Signal Input
I
PWM Duty 50% Mute ( "L": Active )
I
Initialize Input ( Power Supply Reset ) ; "L" : Reset, "H" : Release
I
LRCK Input (PCM Signal )
I
BCK Input ( PCM Signal )
I
DATA Input ( PCM Signal )
Power Supply for Input/Output 3.3V Buffer
GND for Input/Output 3.3V Buffer
I
Primary Master Clock Input (256fsi/512fsi )
O
Secondary Fso Clock Output
I
Secondary Fso Clock Input
O
Asynchronous Flag ( H: Active )
I
Test2 must be connected to GND
I
Test1 must be connected to GND
O
Rch PWM2 Output for Headphone
GND for Rch Headphone
O
Rch PWM1 Output for Headphone
Power Supply for Rch Headphone ( 3.3V )
O
Lch PWM2 Output for Headphone
GND for Lch Headphone
O
Lch PWM1 Output for Headphone
Power Supply for Lch Headphone ( 3.3V )
GND for Secondary Master Clock Input Buffer
I
Secondary Master Clock Input (1024fso/512fso)
Power Supply for Secondary Master Clock Buffer ( 3.3V )
GND for PWM Power Stage
O
Rch PWM 2 Output for Power Stage
GND for Rch PWM Power Stage
O
Rch PWM 1 Output for Power Stage
Power Supply for Rch PWM Power Stage ( 3.3V)
Description
Output
Current
Signal Level
on 3.3V
3.3V
3.3V
2mA
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
4mA
3.3V
3.3V
4mA
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V

Advertisement

Table of Contents
loading

Table of Contents