Analog Devices SHARC ADSP-21065L User Manual page 18

$'63/$UFKLWHFWXUH
Vector interrupt support provides efficient execution of host commands.
,23URFHVVRU
The ADSP-21065L's I/O Processor (IOP) includes two serial ports, each
with two transmitters and two receivers, and a DMA controller.
6HULDO3RUWV
The ADSP-21065L features two synchronous serial ports that provide an
inexpensive interface to a wide variety of digital and mixed-signal periph-
eral devices.
The serial ports can operate at the full clock rate of the processor, provid-
ing each with a maximum data rate of 30 Mbit/s. Each serial port has a
primary and a secondary set of Tx and Rx channels, as shown in
Figure 1-3.
RX0_A
RX0_B
RFS0
RCK0
SPORTx
RX1_A
RX1_B
RFS1
RCK1
Figure 1-3. Serial port input/output configuration
Independent transmit and receive functions provide greater flexibility for
serial communications. Serial port data can be automatically transferred to
and from on-chip memory through DMA. Each of the serial ports sup-
ports three operation modes: standard mode, I
1-18 ADSP-21065L SHARC User's Manual
TX0_A
TX0_B
TFS0
TCK0
TX1_A
TX1_B
TFS1
TCK1
2
S mode (an interface