Interrupt Request Register - Profichip VPC3+S User Manual

Hide thumbs Also See for VPC3+S:
Table of Contents

Advertisement

The polarity of the interrupt output is parameterized via the Int_Pol bit in
Mode Register 0. After hardware reset, the output is low-active.
5.3.1

Interrupt Request Register

Address
(Intel)
Address
(Intel)
VPC3+S User Manual
Copyright © profichip GmbH, 2012
7
6
00H
15
14
01H
Revision 1.04
Bit Position
5
4
3
2
Bit Position
13
12
11
10
ASIC Interface 5
Designation
1
0
Int-Req-Reg
7 .. 0
See below
for coding
Designation
9
8
Int-Req-Reg
15 .. 8
See below
for coding
35

Advertisement

Table of Contents
loading

Related Products for Profichip VPC3+S

Table of Contents