Timing In The Asynchronous Intel Mode - Profichip VPC3+S User Manual

10 Operational Specifications

10.6.3 Timing in the Asynchronous Intel Mode

In the asynchronous Intel mode, the VPC3+S acts like a memory with ready
logic. The access time depends on the type of access. The request for an
access to the VPC3+S is generated from the falling edge of the read signal
(XRD) or the rising edge of the write signal (XWR).
The VPC3+S generates the Ready signal synchronously to the system
clock. The Ready signal gets inactive when the read or the write signal is
deactivated. The data bus is switched to Tristate with XRD = '1'.
AB10..0
DB7..0
XRD
XCS
XREADY
(normal)
XREADY
(early)
Figure 10-11: Asynchronous Intel Mode, READ (XWR = 1)
116
valid
16
17
19
20
21
Revision 1.04
data valid
18
22
Copyright © profichip GmbH, 2012
23
24
25
26
27
VPC3+S User Manual